

PERKIN-ELMER

**MODELS 3210 AND 3210A
PROCESSORS**

Installation and Maintenance Manual

47-022R22

The information in this document is subject to change without notice and should not be construed as a commitment by the Perkin-Elmer Corporation. The Perkin-Elmer Corporation assumes no responsibility for any errors that may appear in this document.

The hardware description in this document is intended solely for use in operation, installation, maintenance, or repair of Perkin-Elmer equipment. Use of this document for all other purposes, without prior written approval from Perkin-Elmer is prohibited.

Any approved copy of this manual must include the Perkin-Elmer copyright notice.

The Perkin-Elmer Corporation, Data Systems Group, 2 Crescent Place, Oceanport, New Jersey 07757

© 1981, 1982 by The Perkin-Elmer Corporation

Printed in the United States of America

TABLE OF CONTENTS

PREFACE

xvii |

CHAPTERS

1	PROCESSOR INSTALLATION GUIDE	
1.1	STAGING NEW HARDWARE	1-1
1.2	MODEL 550 VDU STAGING AND CABLING	1-1
1.3	INITIAL POWER-UP	1-1
1.4	FINAL ONLINE TESTING	1-2
1.5	TEST EQUIPMENT	1-2
2	INTRODUCTION	
2.1	GENERAL INFORMATION	2-1
2.2	UNPACKING	2-1
2.3	GENERAL CONFIGURATION AND EXPANSIONS	2-1
3	MECHANICAL CONFIGURATION	
3.1	INTRODUCTION	3-1
3.2	CONTROL PANEL	3-1
3.3	DISK DRIVE	3-1
3.4	CENTRAL PROCESSING UNIT (CPU) CHASSIS	3-2
3.4.1	Half-Boards (7-inch)	3-2
3.5	POWER SUBSYSTEM	3-2
3.6	COOLING	3-5

CHAPTERS (Continued)

3.7	POWER DISTRIBUTION	3-6
3.8	CABLE ROUTING AND CONNECTIONS	3-6
3.9	SYSTEM GROUNDING	3-6
3.10	EXPANSION CABINETS	3-6
3.10.1	Expansion Cabinet (30") 76.2cm	3-7
3.10.2	Expansion Cabinet (56") 142.2cm	3-7
3.11	MODEL 3210/A	3-10
3.11.1	Model 3210/A CPU Chassis With Floating-Point Backpanel (M32-525, M32-526, M32-527, M32-528)	3-12
3.11.2	Model 3210/A CPU Chassis Without Floating-Point Backpanel (M32-529)	3-13
3.11.3	Expansion Memory Modules	3-14
3.11.4	8 kb Loader Storage Module With Bootloader (M32-560, 02-785)	3-14
3.11.5	Cooling Fan Assembly (M32-561)	3-14
3.11.6	02-663 Test Aid (M32-563)	3-14
3.11.7	Battery Backup (M32-564)	3-14
3.11.8	3210/A 30" System Cabinet	3-15
3.11.9	Front Door, 30" Cabinet (M32-567)	3-15
3.11.10	Top and Bottom Filler Panels For A 30" Cabinet With Double Disk (M32-568)	3-15
3.11.11	Full Front Door For A 30" Cabinet (M32-569)	3-15
3.11.12	56" Cabinet (M32-570, M32-571)	3-16
3.11.13	I/O Interface Panel For A 56" Cabinet (M32-572)	3-16
3.11.14	Master Power Supply (M32-540, 02-743F01)	3-16
3.11.15	Slave Power Supply (M32-541, 02-744)	3-16
3.11.16	I/O Chassis (M32-513, M32-514)	3-16
3.11.17	Floating-Point Processor (M32-509)	3-17
4	POWER SUBSYSTEM	
4.1	INTRODUCTION	4-1
5	SYSTEM CONTROL PANEL	
5.1	INSTALLATION	5-1
5.2	OPERATION	5-1
5.2.1	Function Switches	5-1
5.2.1.1	Key-Operated Security Lock	5-1
5.2.1.2	Initialize (INIT) Switch (Momentary Switch)	5-1
5.2.1.3	IPL ENABLE/DISABLE Switch	5-2
5.2.1.4	HALT/RUN Switch	5-2
5.2.1.5	SINGLE Switch	5-2
5.2.2	Indicators	5-2

CHAPTERS (Continued)

5.2.2.1	CPU Power	5-2	
5.2.2.2	Memory Power	5-2	
5.2.2.3	WAIT	5-2	
5.2.2.4	FAULT	5-2	
6	PROCESSOR AND MEMORY INSTALLATION		
6.1	INTRODUCTION	6-1	
6.2	CPU-A (35-816)	6-4	
6.3	CPU-B (35-768)	6-4	
6.4	CPU-C (35-769)	6-4	
6.5	CPU-D (35-770)	6-4	
6.6	CPU-LBC (35-771F04)	6-5	
6.7	STORAGE MODULE (STM)	6-5	
6.8	DISK CONTROLLER	6-5	
6.9	PROCESSOR CABLING	6-6	
6.10	CPU MULTIPLEXOR BUS EXPANSION	6-6	
6.10.1	Sub-Channel Controller	6-6	
6.10.2	I/O Expansion Chassis Wiring Instructions For Extended CPU Multiplexor Bus	6-8	
7	BLOCK DIAGRAM ANALYSIS		
7.1	INTRODUCTION	7-1	
7.2	SYSTEM ORGANIZATION	7-1	
7.3	CPU-A BOARD	7-1	
7.3.1	Fixed Control Store (FCS)	7-1	
7.3.2	ROM Data Register (RDR)	7-2	
7.3.3	Control Store Address Register (CSAR)	7-2	
7.3.4	Link Register (LR)	7-2	
7.3.5	Decoder Read-Only-Memory (DROM) and Privileged Illegal ROM (PILROM)	7-2	
7.3.6	Priority Interrupt Encoder (PIE)	7-3	
7.3.7	Initialize Logic	7-3	
7.3.8	Console Support Logic	7-3	
7.3.9	Test Aid	7-3	
7.4	CPU-B BOARD	7-3	
7.4.1	Arithmetic Logic Unit (ALU)	7-3	
7.4.2	A Multiplexor	7-3	

CHAPTERS (Continued)

7.4.3	B Multiplexor (B Bus Shifter)	7-4
7.4.4	32-Bit Shift Register	7-4
7.4.5	Flag Register (FLR)	7-4
7.4.6	Program Status Word (PSW)	7-4
7.4.7	A and B Register Stacks	7-4
7.4.8	Register Stack Control	7-5
7.5	CPU-C BOARD	7-5
7.5.1	Location Counter	7-5
7.5.2	Processor Memory Address Logic	7-5
7.5.3	Memory Address Translator (MAT)	7-5
7.5.4	Memory Data Register (MDR)	7-6
7.6	CPU-D BOARD	7-6
7.6.1	Instruction Register (IR)	7-6
7.6.2	Input/Output (I/O)	7-6
7.6.3	Extended Direct Memory Access (EDMA) Registers	7-6
7.7	LOCAL BANK CONTROLLER (LBC)	7-7
7.7.1	Input Data Register (IDR)	7-7
7.7.2	Output Data Register (ODR)	7-7
7.7.3	Good Data Register (GDR)	7-7
7.7.4	Uncorrected Data Register (UDR)	7-7
7.7.5	Error Logger	7-8
8	MICROWORD DESCRIPTION	
8.1	INTRODUCTION	8-1
8.2	MEMORY CONTROL FIELD (MC) - RD BITS 0, 1, 2, AND 3	8-1
8.3	ROM CONTROL FIELD (RC) - BITS 4 AND 5	8-5
8.4	MODULE SELECT FIELD (MOD) - RD BITS 6 AND 7	8-6
8.5	JAM CONTROL-RD BIT 8	8-6
8.6	OPERATION INSTRUCTION WORD FIELD - RD BITS 9, 10, AND 11	8-6
8.7	DESTINATION INSTRUCTION WORD FIELD - RD BITS 12, 13, 14, AND 15	8-9
8.8	IMMEDIATE DATA CONTROL BIT - RD BIT 16	8-10
8.9	A SOURCE INSTRUCTION WORD FIELD - RD BITS 17, 18, AND 19	8-10
8.10	SHIFTER INSTRUCTION WORD FIELD - RD BITS 20, 21, 22, AND 23	8-11

CHAPTERS (Continued)

8.11	B SOURCE INSTRUCTION WORD FIELD - RD BITS 24, 25, 26, AND 27	8-12
8.12	E INSTRUCTION WORD FIELD - RD BITS 28, 29, 30, AND 31	8-12
8.13	YD FUNCTION FIELD (YDFF)	8-16
8.14	DATA FORMATS	8-17
8.15	INSTRUCTION FORMATS	8-17
8.15.1	Branch	8-18
8.15.2	Register-to-Register	8-20
8.15.3	Register-to-Register Immediate	8-20
9	CPU-A BOARD	
9.1	INTRODUCTION	9-1
9.2	CONTROL STORE	9-1
9.2.1	Control Store Address Register (CSAR)	9-1
9.2.2	Link Register (LR)	9-4
9.2.3	Fixed Control Store (FCS)	9-6
9.2.4	ROM Data Register (RDR)	9-6
9.2.5	Decoder ROM (DROM) and Privileged/Illegal ROM (PILROM)	9-7
9.3	BRANCH LOGIC	9-9
9.4	INTERRUPT SUPPORT	9-10
9.4.1	Priority Interrupt Encoder (PIE)	9-10
9.4.2	Interrupt Vector Jam Enable (IVJE)	9-13
9.5	INITIALIZE CONTROL CIRCUITRY (ICC) THEORY OF OPERATION	9-14
9.5.1	General	9-14
9.5.2	Description of DC Power-On Control Sequence	9-15
9.5.3	Description of Initialize Control Sequence	9-16
9.5.4	Description of DC Power-Down Control Sequence	9-16
9.5.5	Memory Voltage Fault Latching	9-17
9.5.6	Block Diagram Correspondence to Schematic Components	9-17
9.6	TEST AID	9-18
9.7	MNEMONICS	9-18
10	CPU-B BOARD	
10.1	INTRODUCTION	10-1

CHAPTERS (Continued)

10.2	INTERNAL PROCESSOR BUSES	10-1
10.3	ARITHMETIC LOGIC UNIT (ALU)	10-1
10.3.1	AND	10-2
10.3.2	OR	10-2
10.3.3	Exclusive-OR	10-2
10.3.4	Add	10-3
10.3.5	Subtract	10-3
10.3.6	Load B	10-3
10.3.7	Load A	10-3
10.4	REGISTERS	10-4
10.4.1	Register Stack	10-4
10.4.2	Shift Register	10-5
10.4.3	Program Status Word (PSW) Register	10-5
10.4.4	Flag Register (FLR)	10-5
10.5	MULTIPLY OPERATIONS	10-7
10.5.1	Halfword Multiply	10-8
10.5.2	Fullword Multiply	10-8
10.6	DIVIDE OPERATIONS	10-9
10.6.1	Halfword Divide	10-10
10.6.2	Fullword Divide	10-10
10.7	B BUS SHIFTER	10-11
10.8	MNEMONICS	10-11
11	CPU-C BOARD	
11.1	INTRODUCTION	11-1
11.2	PROCESSOR/MEMORY ADDRESS LOGIC	11-1
11.2.1	Memory Address Register (MAR) and Fault Memory Address Register (ZMAR)	11-1
11.2.2	Location Counter (LOC)	11-2
11.2.3	Program Address Multiplexors (PA MUX)	11-2
11.2.4	Memory Data Register Summer (MDR)	11-2
11.2.5	Memory Address Bus Drivers	11-3
11.3	PROCESSOR/MEMORY DATA LOGIC	11-4
11.3.1	Processor/Memory Data Register	11-4
11.3.2	Memory Data Multiplexors	11-4
11.3.3	Local Memory Data Bus Drivers	11-4
11.4	MEMORY ADDRESS TRANSLATOR (MAT)	11-5
11.4.1	MAT Function	11-5
11.4.2	Process Segment Table Descriptor (PSTD) and Segment Size Comparator	11-8
11.4.3	Shared Segment Table Descriptor (SSTD) and Shared Segment Size Comparator	11-8
11.4.4	MAT Relocation Summer and LMA Drivers	11-9

CHAPTERS (Continued)

11.4.5	Stack Load Buffer	11-9
11.4.6	Segment Table Register Stacks	11-9
11.4.7	MAT Control	11-10
11.4.8	Program Address Relocation Summer and LMA Drivers	11-12
11.4.9	MAT Fault Decode	11-12
11.4.10	Presence Bit Initialization	11-12
11.4.11	Local/Shared Memory Detection	11-13
11.5	B BUS MULTIPLEXOR	11-13
11.6	MNEMONICS	11-13
12	CPU-D BOARD	
12.1	INTRODUCTION	12-1
12.2	PROCESSOR AND MEMORY TIMING SIGNALS	12-1
12.3	PROCESSOR/MEMORY OPERATION DECODE	12-3
12.4	LOCAL/SHARED MEMORY	12-5
12.5	PROCESSOR-TO-MEMORY	12-6
12.6	PROTOCOL LOGIC TO ACQUIRE THE EDMA BUS	12-6
12.7	EDMA BUS TRANSMISSIONS	12-9
12.8	EDMA TO MEMORY	12-11
12.9	CLOCK STOPS	12-15
12.10	INSTRUCTION REGISTER AND AUXILIARY INSTRUCTION REGISTER	12-17
12.11	FORMAT DECODING	12-17
12.12	CALCULATE ADDRESS	12-17
12.13	REPEAT COUNTER	12-29
12.14	B BUS MULTIPLEXORS	12-29
12.15	I/O SYSTEM	12-29
12.16	MNEMONICS	12-31

CHAPTERS (Continued)

13 4 MEGABYTE (4 MB) LOCAL BANK CONTROLLER (LBC)

13.1	INTRODUCTION	13-1
13.1.1	General	13-1
13.1.2	Power Requirements	13-1
13.1.3	Strapping and Test Point Information	13-1
13.1.4	LBC LED Indicator Information	13-2
13.2	FUNCTIONAL ANALYSIS	13-3
13.2.1	Refresh	13-3
13.2.1.1	Burst Mode	13-5
13.2.1.2	Cycle Steal Refresh	13-5
13.2.2	LBC Operating Modes	13-6
13.2.2.1	Store Fullword	13-15
13.2.2.2	Store Partial Word	13-15
13.2.2.3	Read Fullword	13-17
13.2.3	Read Error Logger (Including ECC Description)	13-18
13.2.3.1	ECC Circuit Description	13-18
13.2.3.2	Error Logger Description	13-23
13.3	MNEMONICS	13-24

14 STORAGE MODULE (STM)

14.1	INTRODUCTION	14-1
14.1.1	Module Select	14-1
14.1.2	Memory Configurations	14-1
14.1.3	Memory Cycle Start/End	14-4
14.1.4	LMB Description	14-4
14.1.4.1	LMB 001:381	14-4
14.1.4.2	LMB 001:061	14-6
14.1.4.3	LMB 071:131	14-6
14.1.4.4	LMB 141:161	14-6
14.1.5	I/O Transceiver	14-6
14.1.6	Mode Control	14-6
14.1.7	Memory Read Data Strobe	14-6
14.1.8	Word Access Decoder	14-6
14.1.9	Strobe Clock Drivers	14-6
14.1.10	RAM Chip Array	14-7
14.2	STORAGE MODULE OPERATION	14-8
14.2.1	Timing	14-10
14.2.1.1	Start of Memory Cycle	14-10
14.2.1.2	End of Memory Cycle	14-10
14.2.1.3	Address Latches and Drivers	14-10
14.2.1.4	RAS Drivers	14-10
14.2.1.5	Memory Word Access Decode	14-13
14.2.1.6	Write Clock Drivers	14-14
14.2.1.7	Write Mode	14-15
14.2.1.8	Read Mode	14-15
14.2.1.9	Refresh	14-20

CHAPTERS (Continued)

14.2.2	Power Supply	14-21
14.2.2.1	Introduction	14-21
14.2.2.2	P5S Power-Down	14-21
14.2.2.3	P5S Power-Up	14-21
14.3	MNEMONICS	14-21
15	ADJUSTMENTS	
15.1	INTRODUCTION	15-1
15.2	EDMA PROTOCOL LOGIC OSCILLATOR ADJUSTMENT	15-1
15.3	LOCAL MEMORY TC EDMA CONTROL OSCILLATOR ADJUSTMENT	15-1
15.4	CLOCK ADJUSTMENTS FOR THE HPFPP	15-2
16	02-663 TEST AID	
16.1	INTRODUCTION	16-1
16.2	GENERAL DESCRIPTION	16-1
16.3	INSTALLATION AND OPERATION PROCEDURE	16-3
16.4	POWER SUPPLY	16-3
16.5	EXTENDER BOARD OPERATION	16-4
16.6	TEST AID OPERATION	16-4
16.6.1	Test Aid Multiplexor	16-4
16.6.2	Display Board	16-4
16.7	TEST AID DISPLAY	16-4
17	HIGH SPEED DATA HANDLING OPTION	
17.1	INTRODUCTION	17-1
17.2	BLOCK DIAGRAM ANALYSIS	17-1
17.3	FUNCTIONAL DESCRIPTION	17-4
17.4	CHARACTER ERROR CHECKING CALCULATIONS	17-6
17.5	MNEMONICS LIST	17-7

CHAPTERS (Continued)

18	8 MEGABYTE (8 MB) LOCAL BANK CONTROLLER (LBC)	
18.1	INTRODUCTION	18-1
18.1.1	General	18-1
18.1.2	Power Requirements	18-1
18.1.3	Strapping and Test Point Information	18-2
18.1.4	LCB LED Indicator Information	18-3
18.2	FUNCTIONAL ANALYSIS	18-4
18.2.1	Refresh	18-4
18.2.1.1	Burst Mode	18-6
18.2.1.2	Cycle Steal Refresh	18-6
18.2.2	LBC Operating Modes	18-7
18.2.2.1	Store Fullword	18-16
18.2.2.2	Store Partial Word	18-16
18.2.2.3	Read Fullword	18-18
18.2.3	Read Error Logger (Including ECC Description)	18-19
18.2.3.1	ECC Circuit Description	18-19
18.2.3.2	Error Logger Description	18-24
18.3	MNEMONICS	18-26

APPENDIXES

A HARDWARE DOCUMENTATION GENERAL DESCRIPTION

FIGURES

1-1	System Installation Checklist	1-3
2-1	Front View of A Model 3210 System	2-2
3-1	Basic Cabinet Structure	3-3
3-2	System Component Configuration	3-4
3-3	16-398 Half-Board Adapter	3-5
3-4	System Grounding	3-8
3-5	Expansion Cabinet Accessory Hardware	3-9
5-1	System Control Panel Installation	5-3
5-2	System Control Panel Function Switches and Indicators	5-3
6-1	Front View of Chassis With Floating-Point	6-2
6-2	Front View of Chassis Without Floating-Point	6-3
6-3	Rear View of CPU Chassis (RACKO/TACKO Routing)	6-8
6-4	Rear View of I/O Expansion Chassis Showing RACKO/TACKO Routing	6-9

FIGURES (Continued)

8-1	Microword Format	8-3
8-2	Instruction Word Formats	8-18
9-1	Simplified Block Diagram of CSAR Sources	9-2
9-2	Flowchart of CSAR Loading and Microinstruction Sequencing	9-3
9-3	CSAR Timing	9-4
9-4	Link Register Timing for Branch and Link	9-5
9-5	Link Register Load Timing	9-5
9-6	FCS Timing	9-6
9-7	Example of a Branch with IVJE and IR	9-14
9-8	Initialize Control Circuit Logic/Block Diagram	9-16
10-1	Least Significant ALU Stage	10-2
10-2	Register Stack Timing	10-4
10-3	Simplified Block Diagram for Multiply	10-7
10-4	Simplified Block Diagram for Divide	10-9
11-1	Process Segment Table Descriptor (PSTD)	11-5
11-2	Program Address (MAT Enabled)	11-6
11-3	Shared Segment Table Descriptor (SSTD)	11-6
11-4	Hardware Segment Table Entry	11-6
11-5	MAT Cycles to Memory Timing	11-11
12-1	Processor Timing - No Memory Access	12-2
12-2	Processor Timing - Processor-To-Memory Access	12-3
12-3	EDMA Protocol	12-7
12-4	EDMA Protocol Logic Waveforms	12-8
12-5	EDMA to Memory	12-10
12-6	EDMA to Memory - Halfword Read	12-12
12-7	LM to EDMA Answer - Fullword Read	12-13
12-8	RR, RX1, or RI1 Format (Instruction on a Fullword Boundary)	12-21
12-9	RX2 Format (Instruction on a Fullword Boundary)	12-22
12-10	RX3 or RI2 Format (Instruction on a Fullword Boundary)	12-23
12-11	RI1 or RX1 Format (Instruction on a Halfword Boundary)	12-24
12-12	RX2 Format (Instruction on a Halfword Boundary)	12-25
12-13	RX3 or RI2 Format (Instruction on a Halfword Boundary)	12-26
12-14	RX Squared (RXX) Format (RX1 Followed by RX1) (Instruction Starts on a Fullword Boundary)	12-27
12-15	RX Squared (RXX) Format (RX1 Followed by RX3) (Instruction Starts Fullword Boundary)	12-28
12-16	I/O Output Operation (ADRS,DA,CMD)	12-30
12-17	I/O Input Operation (SR,DR,TACK)	12-31
13-1	Refresh Cycle Steal Timing	13-3
13-2	Burst Refresh Timing (128 Cycles)	13-4
13-3	Store Fullword	13-8
13-4	Store Partial Word	13-9
13-5	Read Fullword	13-10

FIGURES (Continued)

13-6	Read Error Logger Status	13-11
13-7	A Timer	13-12
13-8	B Timer	13-13
14-1	STM Component Block Layout	14-2
14-2	Module Selection Switches	14-3
14-3	RAM Chip Array	14-7
14-4	Module Select Circuit	14-9
14-5	Timing Control	14-11
14-6	Address Latches and Decoder	14-12
14-7	Word Access Decode	14-14
14-8	Write Clock Drivers	14-15
14-9	Data Input/Output	14-17
14-10	STM Write Mode Timing Diagram	14-18
14-11	Read Control	14-18
14-12	STM Read Mode Timing Diagram	14-19
14-13	STM Refresh Mode Timing Diagram	14-20
16-1	Test Aid Connections to Processor	16-2
16-2	Display Box	16-2
16-3	Test Aid Multiplexor Board	16-3
17-1	High Speed Data Handling Option Block Diagram	17-2
18-1	Refresh Cycle Steal Timing	18-4
18-2	Burst Refresh Timing (128 Cycles)	18-5
18-3	Store Fullword	18-9
18-4	Store Partial Word	18-10
18-5	Read Fullword	18-11
18-6	Read Error Logger Status	18-12
18-7	A Timer	18-13
18-8	B Timer	18-14
A-1	Part Number Format	A-2
A-2	Half-Board Layout	A-8
A-3	16-398 Half-Board Adapter	A-9
A-4	Regular Logic Board Layout	A-10
A-5	Oversize Logic Board Layout	A-11
A-6	Regular and Half-Board Connector Pin Numbering	A-12
A-7	Oversize Board Connector Pin Numbering	A-13
A-8	High Speed AND Gate	A-14
A-9	Clocked Devices	A-16
A-10	Functional Schematic Format Drawing	A-19

TABLES

3-1	LIST OF MODEL 3210/A SUBASSEMBLIES	3-10
6-1	CMD DRIVE TYPE SELECTION	6-5

TABLES (Continued)

8-1	INSTRUCTION WORD FIELDS	8-2
8-2	FIXED-POINT ALU OPERATIONS	8-7
8-3	SINGLE-PRECISION FLOATING-POINT OPERATIONS	8-7
8-4	DOUBLE-PRECISION FLOATING-POINT OPERATIONS	8-8
8-5	DESTINATION REGISTERS	8-9
8-6	FIRST OPERAND REGISTERS (A BUS DATA)	8-10
8-7	SHIFTER OPTIONS	8-11
8-8	SECOND OPERAND REGISTERS	8-12
8-9	EXTENDED FIELD OPTIONS	8-13
8-10	YD FUNCTION FIELD OPERATIONS	8-15
8-11	HARDWARE INTERRUPT VECTORS	8-19
9-1	CSAR CONTROL LINE FUNCTIONS	9-2
9-2	LISTING INFORMATION FOR DROM, PILROMs AND FORMAT ROM	9-7
9-3	ILLEGAL FAULT CONDITIONS	9-8
9-4	BRANCH CONDITION GROUPS	9-10
9-5	INTERRUPT PRIORITIES	9-11
9-6	EXTERNAL INTERRUPT MASKING	9-12
9-7	LISTING FOR ROM IC 19-142F44 EXTERNAL INTERRUPT MASK ROM	9-13
10-1	SHIFT TABLE	10-6
10-2	MULTIPLY TABLE	10-8
12-1	RD BIT OPERATIONS	12-4
13-1	POWER REQUIREMENTS	13-1
13-2	LBC OPERATING MODES	13-6
13-3	MEMORY SYSTEM DATA AND ADDRESS BUS ALIGNMENT	13-14
13-4	ERROR CORRECTION CODE (ECC) LOGIC TABLE	13-19
13-5	ECC SYNDROME CODE	13-20
14-1	FUNCTIONAL VARIATIONS	14-1
14-2	MEMORY CONFIGURATIONS (35-771 LBC)	14-3
14-3	MEMORY CONFIGURATIONS (35-806F02 LBC)	14-4
14-4	BUS LINE FUNCTIONS	14-5
14-5	MEMORY EXPANSION STRAPPING (35-771F04 LBC)	14-8
14-6	MEMORY EXPANSION STRAPPING (35-806F02 LBC)	14-8
14-7	BLOCK AND ROW DECODE TABLE	14-13
17-1	DATA BASE TABLES	17-3
18-1	POWER REQUIREMENTS	18-1
18-2	LBC OPERATING MODES	18-7
18-3	MEMORY SYSTEM DATA AND ADDRESS BUS ALIGNMENT	18-15
18-4	ERROR CORRECTION CODE (ECC) LOGIC TABLE	18-20
18-5	ECC SYNDROME CODE	18-21
A-1	HEXADECIMAL CHARACTERS	A-2
A-2	CHASSIS/BOARD CONFIGURATIONS	A-7

DRAWINGS

Functional Schematic Drawing, CPU-A Board	35-816R02D08
Functional Schematic Drawing, CPU-B Board	35-768D08
Functional Schematic Drawing, CPU-C Board	35-769R03D08
Functional Schematic Drawing, CPU-D Board	35-770R05D08
Functional Schematic Drawing, Test Display	35-612R01D08
Functional Schematic Drawing, STM	35-764R04D08
Functional Schematic Drawing, LBC (4 Mb)	35-771R07D08
Functional Schematic, LBC (8 Mb)	35-806R04D08
Functional Schematic Drawing, Test Aid	35-734M01D08
Functional Schematic Drawing, Communications Hardware Assist Board	02-428R05D08
Functional Schematic Drawing, Power Console	09-140B08
Assembly Drawing, CPU-A Board	35-816R02F03
Assembly Drawing, CPU-B Board	35-768R01F03
Assembly Drawing, CPU-C Board	35-769R03E03
Assembly Drawing, CPU-D Board	35-770R03E03
Assembly Drawing, Test Display	35-612R01C03
Assembly Drawing, STM	35-764R04E03
Assembly Drawing, LBC (4 Mb)	35-771R07E03
Assembly Drawing, LBC, (8 Mb)	35-806R03F03
Assembly Drawing, Test Aid	35-734M01D03
Assembly Drawing, Communications Hardware Assist Board	35-622R06D03
Assembly Drawing, Power Console	09-140R02D03
Listing, Bootloader	03-235R00M91A13
Information Drawing, Backpanel	01-158R04D12
Assembly Drawing, Backpanel	01-158R01D03
Functional Schematic, Backpanel W/O Floating-Point	01-158D08
Functional Schematic, Backpanel W/Floating-Point	01-159R01D08
Information Drawing, Basic System	01-159R04D12
Assembly, Basic System W/Floating-Point	01-159R02D03
Functional Schematic, Disk Controller	35-811D08
Assembly Drawing, Disk Controller	35-811R01E03
Assembly, CPU Chassis	11-298R01C03
Information Drawing, Disk Installation	16-876R01C12
Assembly, Base Panel	11-296R04D03
Schematic, Base Panel	11-296R03C08
Assembly, I/O Terminator	35-813R01C03
Schematic, I/O Terminator	35-813R01C08
Assembly, DMA Terminator	35-814C03
Schematic, DMA Terminator	35-814C08
Information Drawing, Multi-I/O Expansion 208V	02-752R02D12
Assembly Drawing, I/O Expansion Cabinet, 208V	02-754R01C03
Information Drawing, I/O Expansion Cabinet, 208V	02-754R01D12
Information Drawing, 800 BPI Magnetic Tape System	02-766C12
Information Drawing, Dual Density Magnetic Tape System	02-764C12
Information Drawing, 56" Cabinet Expansion with Mag Tape	02-761R01D12

DRAWINGS (Continued)

Assembly Drawing, Double Disk Expansion, 208V	02-756R01C03	
Information Drawing, Double Disk Expansion, 208V	02-756R02D12	
Assembly Drawing, Basic 3210 Cabinet (208V) Domestic (Removable Side Skins)	09-142R01D03	
Information Drawing, Single Disk Expansion Cabinet or I/O and Single Disk Expansion Cabinet	02-755R03D12	
Assembly Drawing, Single Disk Expansion Cabinet or I/O and Single Disk Expansion Cabinet	02-755R01C03	
Assembly Drawing, Cable, I/O Expansion	17-597R02C03	
Functional Schematic, System Control Panel	09-148B08	
Assembly Drawing, Basic System Cabinet Without DFU (Removable Side Skins)	01-196D03	
Information Drawing, Basic System Cabinet Without DFU (Removable Side Skins)	01-196R03D12	
Assembly Drawing, Basic System Cabinet With DFU (Removable Side Skins)	01-197D03	
Functional Schematic Basic System Cabinet With DFU (Removable Side Skins)	01-197D08	
Information Drawing, Basic System Cabinet With DFU (Removable Side Skins)	01-197R03D12	
Information Drawing, Basic CPU Chassis, Without DFU (3210/A)	02-783D12	
Information Drawing, Basic CPU Chassis, With DFU (3210/A)	02-784D12	
Information Drawing, Fan Assembly (3210/A)	11-295M01C12	
Information Drawing, 30" Cabinet (3210/A)	02-788D12	
Information Drawing, Master Power Supply (3210/A)	02-743R01D12	
Information Drawing, Slave Power Supply (3210/A)	02-744D12	
Information Drawing, Battery Backup	02-745C12	
Information Drawing, Door and Filler Panels	02-786D12	
Information Drawing, 56" Cabinet	09-147D12	
Information Drawing, I/O Interface Panel For 56" Cabinet	02-787C12	
Information Drawing, Installation Kit (80Mb Disk)	16-824R02C12	
Assembly Drawing, Exhaust Fan	09-056M02R03D03	
Assembly Drawing, Perforated Cover (14-inch)	11-271R01C03	
Assembly Drawing, Perforated Cover (7-inch)	11-272R01C03	
Assembly Drawing, Blank Cover	11-273R01C03	
Assembly Drawing, Base Panel	11-296M01D03	
Functional Schematic, I/O Terminator	35-813M01C08	
Assembly Drawing, I/O Terminator	35-813M01C03	

PREFACE

This manual provides the necessary information for a technician to install and maintain the Perkin-Elmer Model 3210 and Model 3210/A Digital Systems.

While the Model 3210 is a complete system, the Model 3210/A is completely unbundled to allow the OEM user to use as much or as little hardware needed to develop his product.

Chapter 1 is the installation guide that covers unpacking, staging hardware and cabling, initial power-up checkout, and online testing information. Chapter 2 provides unpacking procedures and general configurations for the Perkin-Elmer Model 3210. Chapter 3 contains descriptions and figures of mechanical components, cooling facilities, and electrical plugs and receptacles required for the Perkin-Elmer Model 3210. It also provides a breakdown of all the subassemblies available in the Model 3210/A. Chapter 4 contains general information for the Model 3210 Power Subsystem. Chapter 5 provides installation and operation procedures for the system control panel. The remaining chapters include processor and memory board installation, block diagram analyses, and a microword description. Also described are the functions of the CPU-A, CPU-B, CPU-C, CPU-D, local bank controller (LBC), and storage module (STM) boards. Adjusting and troubleshooting procedures, test aid data, high speed data handling, hardware documentation, microcode and bootloader listings are included.

Revision 22 includes revisions 18, 19, 20, 21, and 22 and provides the following changes:

- Signal cable has been lengthened to avoid possible short against rear flange of chassis.
- The 35-813F01 and 35-813F02 terminators have been superseded by 35-813F01M01 and 35-813F02M01.
- Information drawing 01-196D12 has been revised to reflect the IDC.
- Drawing 17-597 has been revised to correct cable length table.
- Drawing 11-296M01D03 has been added to reflect the stabilizer legs as an integral part of the base welding assembly.

The following publications can be used in conjunction with this manual:

MANUAL	PUBLICATION NUMBER
Loader Storage Unit (LSU) Programming Manual	29-450
Mass Storage Module (MSM) Maintenance Manual	29-518
Removable Media Mass Storage Module (MSM) Maintenance Manual	29-644
2-Line and 8-Line Communications Multiplexor Maintenance Manual	29-650
Sub-Channel Controller Installation and Maintenance Manual	29-678
Model 550 Video Display Unit (VDU) Maintenance Manual	29-690
Model 550 Video Display Unit (VDU) Installation and Maintenance Manual	29-691
Perkin-Elmer 3220 High Performance Floating-Point Processor (HPFPP) Installation and Maintenance Manual	29-705
8KB Loader Storage Unit (LSU) Installation and Maintenance Manual	47-019
Model 3210 Power Subsystem Installation and Maintenance Manual	47-020

For information on the contents of all Perkin-Elmer 32-bit manuals, see the 32-Bit Systems User Documentation Summary, Publication Number 50-003.

CHAPTER 1 PROCESSOR INSTALLATION GUIDE

1.1 STAGING NEW HARDWARE

1. Unpack equipment and inspect for damage.
2. The Basic Processor is housed in a modified "low boy" rack which contains a processor chassis, a fan cooling system, an AC power distribution system, and a DC power system (battery backup).
3. Refer to the Model 3210 Power Subsystem Installation and Maintenance Manual, Publication Number 47-020, for AC power connection and requirements.
4. Install the processor rack in the space allocated and connect the power cable with the AC circuit breaker off.
5. Adjust the permanent leveling legs to the rack to prevent rack rollers from moving the rack. The cabling between the processor and I/O peripherals are interfaced between the cable convenience panel and the applicable I/O device.

1.2 MODEL 550 VDU STAGING AND CABLING

1. Carefully check the VDU for mechanical shipping damage.
2. Install the VDU in the space provided.
3. Install the signal cable, 17-272F01, from the VDU to the cable convenience panel.
4. With the power switch in the OFF position, install the power cord into the customer's power receptacle.

1.3 INITIAL POWER-UP

1. Prior to initial power-up of the processor, ensure that all printed circuit boards are securely seated and all cables are securely fastened.
2. Turn on the AC distribution panel circuit breaker and power up the processor. Check the voltages for proper settings on all chassis.

1.4 FINAL ON-LINE TESTING

To test the system's on-line capabilities, run the following multimedia diagnostics that apply to the configuration:

06-230R01 Perkin-Elmer Series 3200 Basic Confidence Test
06-228R02 Perkin-Elmer Series 3200 Processor Test Part 1
06-229R02 Perkin-Elmer Series 3200 Processor Test Part 2
06-236R02 S3200 19-221 MOS Memory Test Program
06-238R00 Perkin-Elmer Series 3200 Commercial Instruction
Set Test
06-235R02 Perkin-Elmer Series 3200 Memory Address
Translator/CACHE (MAT/CACHE) Test
06-243R01 Model 550 Video Display Unit (VDU) Test
06-127R09 Common RS-232 Interface Off-Line Test
06-159R07 Perkin-Elmer 32-Bit System Exerciser
06-133R09 Common Universal Clock Module Test
06-246R01 3200 Error Logger/Correction Diagnostic Test
06-161R06 Perkin-Elmer 32-Bit Selector Channel Test

NOTE

Test programs must be at revision level indicated or higher.

Refer to the appropriate maintenance manuals if problems are encountered.

1.5 TEST EQUIPMENT

C.E. tool kit
Extender board (15")
Extender board (17")
Oscilloscope
Extender board ribbon cables (shielded)
Model 3220 Test Aid

SYSTEM INSTALLATION
CHECKLIST

Customer _____ Date Started _____

INITIAL

Staging Hardware and Cabling _____

Initial Power-up Checkout _____

Final Testing W/MMD _____

Customer OS Running _____

NOTES:

Date Completed _____

Installation C.E. _____

Figure 1-1 System Installation Checklist

CHAPTER 2 INTRODUCTION

2.1 GENERAL INFORMATION

The Model 3210 Processor features a highly modular structure that permits configuration to the user's exact processing requirements. The system can be configured for convenient expansion as the user's requirements grow. Circuit descriptions are provided in the appropriate maintenance or instruction manuals. A front view of the Model 3210 system is shown in Figure 2-1.

2.2 UNPACKING

The system is shipped with all mounting hardware, cables, plugs, etc., necessary for complete installation.

Read the following procedures before starting an installation:

1. Carefully remove each component from its carton or crate. Observe any special unpacking instructions included with the component.
2. Inspect all components for physical damage. Consult your local Perkin-Elmer office in the event of damage.
3. If any components are shipped from the factory already mounted, ensure that all terminals and connectors are secured properly.

2.3 GENERAL CONFIGURATION AND EXPANSIONS

This section provides a general configuration for the Model 3210 System. Cables, memory expansion, power supplies, and mechanical components are discussed in detail in later chapters.

The basic Model 3210 system consists of:

- 1 Model 3210 Processor with 512 kb of MOS Memory
- 1 Loader Storage Unit
- 1 Consolette Panel
- 1 2-line Communications Multiplexor
- 1 Model 550 VDU
- 1 Universal Clock
- 1 Perkin-Elmer 3200 SELCH
- 1 75 A Power Supply with battery backup
- 1 I/O Chassis
- 1 Removable cartridge disk system




Figure 2-1 Front View of A Model 3210 System

CHAPTER 3 MECHANICAL CONFIGURATION

3.1 INTRODUCTION

This chapter describes the mechanical components and subassemblies of the Perkin-Elmer Model 3210 and Model 3210/A Digital Systems. While the Model 3210 is a complete system, the Model 3210/A provides unbundled subassemblies to allow the OEM to use as much or as little hardware needed to develop his product.

Sections 3.2 through 3.10 describe a typical Perkin-Elmer system and provide general mechanical information for the Model 3210 and Model 3210/A. Figure 3-1 illustrates the basic cabinet structure, outline dimensions, and subassembly mounting information. Figure 3-2 defines a typical component configuration within a basic cabinet.

Section 3.11 begins, in conjunction with the information drawings provided, a complete breakdown of the subassemblies available in the Model 3210/A. A list of these subassemblies is provided in Table 3-1.

3.2 CONTROL PANEL

The control panel is mounted in the top front panel position of the cabinet, fastened to the uprights by two each #4-40 machine screws and lock washers, and connected through a ribbon cable to the processor backpanel at P1. Refer to Chapter 5 for control panel cabling and operation.

3.3 DISK DRIVE

The disk drive is mounted on a slide assembly fastened to front and rear uprights per Disk Information Drawing 16-876C12. Refer to the appropriate disk manual for cabling and operation.

WARNING

PRIOR TO INSTALLING THE DISK DRIVE IN THE CABINET OR PULLING OUT THE DRIVE FOR SERVICE, THE FOUR LEVELLERS ON THE UNDERSIDE OF THE STABILIZER LEGS MUST BE ADJUSTED TO MAKE SECURE CONTACT WITH THE FLOOR. FAILURE TO DO THIS MAY CAUSE THE CABINET TO TIP OVER WHEN THE DISK IS IN AN EXTENDED POSITION.

3.4 CENTRAL PROCESSING UNIT (CPU) CHASSIS

The CPU chassis is fastened to the front uprights with eight #10-32 thread forming screws. The chassis will accommodate up to 5 17-inch boards and 11 15-inch boards as determined by system requirements.

3.4.1 Half-Boards (7-inch)

One or two 7-inch boards (half-boards) can be inserted into a 15-inch chassis slot by using a 16-398 Half-Board Adapter Kit. Refer to Figure 3-3. The kit may hold two active boards or one active and one blank board as required.

3.5 POWER SUBSYSTEM

The power subsystem mounts directly behind the CPU chassis, fastened to rear uprights with six #10-32 thread forming screws. Mounting and cable routing is designed to allow the subsystem to swing out for installation and service. See the Model 3210 Power Subsystem Installation and Maintenance Manual, Publication Number 47-020 for cabling and operation.

2501-1

UPRIGHTS (FRONT AND REAR)
PANEL SPACE 19.0 WIDE x 26.25 HIGH ON
STANDARD E1A MOUNTING CENTERS.
(28.0 BETWEEN FRONT AND REAR UPRIGHTS)




Figure 3-1 Basic Cabinet Structure




Figure 3-2 System Component Configuration




Figure 3-3 16-398 Half-Board Adapter

3.6 COOLING

The cabinet is designed to provide cooling and ventilation, using room ambient air, for three primary heat-generating components:

1. The CPU chassis is cooled by a modular fan assembly mounted to the cabinet structure along the right side of the chassis. Air is forced across the CPU boards from right to left.
2. The power subsystem includes a fan that forces air across the unit from left to right.
3. The disk drive is equipped with a built-in fan assembly that pulls air from front to rear.

NOTE

Air enters and exits the cabinet through perforated side skins and doors. The most sensitive element is the left side of the cabinet where the warm air exits. One foot (1') of clearance is recommended

to allow the warm air to exit. If one foot (1') of clearance is not possible, the cabinet should be moved forward or backward one foot (1') to allow air flow. To insure maximum component life, keep the cabinet clear of any obstructions that might restrict air flow.

3.7 POWER DISTRIBUTION

The system cabinet is powered from a 30 AMP, 208 V service. Filtered AC is distributed within the cabinet through an AC panel attached to the left center upright. The panel, accessible from the rear of the cabinet, provides AC for the power subsystem, disk drive, and two fan modules. In addition, a duplex receptacle is included for an accessory device.

3.8 CABLE ROUTING AND CONNECTIONS

Cables within the cabinet are generally routed along the left side of the enclosure as shown in Information Drawings 01-158D12 and 01-196D12. Connector panels are included along both center uprights to provide a convenient interface for terminations between internal and external cables. Cables that exit the cabinet are routed through one of three slots in the base assembly. Care must be taken to insure that cables are dressed and secured to allow sufficient clearance and slack to accommodate swing-out or slide-mounted subassemblies.

3.9 SYSTEM GROUNDING

For safety and reliability, system Signal Ground (DC Ground) is connected to Chassis Ground (AC Ground) at a single point (Uni-point Ground) in the basic processor cabinet. The Uni-point Ground is maintained throughout all multiple cabinet configurations. Refer to Figure 3-4.

3.10 EXPANSION CABINETS

Cabinets for system expansion can be supplied to accommodate various requirements within the scope of established system parameters. (See your Perkin-Elmer Sales Representative.)

Power requirements, AC distribution, and system grounding in these enclosures are identical to the specification indicated for the base system cabinet.

In general, expansion cabinets are available in two types of enclosures, and their use is limited within the guidelines described in the following paragraphs.

3.10.1 Expansion Cabinet (30") 76.2cm

30" expansion cabinets are available for disk drives and I/O expansions. The disk drive expansion cabinet is capable of housing a single disk drive, two disk drives, or a single disk drive and two I/O chassis. The I/O expansion cabinet is equipped with a single I/O chassis and master power supply and is capable of housing three I/O chassis. I/O may be expanded to only one expansion cabinet. Mountings and accessory hardware for these configurations is illustrated in Figure 3-5.

3.10.2 Expansion Cabinet (56") 142.2cm

The 56" expansion cabinet is supplied only where a magnetic tape expansion is required. Additional I/O chassis and disk drives may be rack-mounted in the available space directly below the tape drive.

- For magnetic tape drives with external formatters, combinations may include one disk drive, two I/O chassis, or one of each.
- For tape drives without external formatters, two disk drives, two I/O chassis, or a combination of both may be used.

These configurations and accessory hardware are illustrated in Information Drawing 02-752D12.





Figure 3-4 System Grounding



NOTE: I/O MAY BE EXPANDED TO ONLY ONE EXPANSION CABINET.

Figure 3-5 Expansion Cabinet Accessory Hardware

3.11 MODEL 3210/A

The following paragraphs describe the options available in the Model 3210/A System. All optional subassemblies are listed in Table 3-1. The information drawings provided must be followed during this discussion.

TABLE 3-1 LIST OF MODEL 3210/A SUBASSEMBLIES

MARKETING NUMBER	PERKIN-ELMER PART NUMBER	DESCRIPTION
M32-525	02-784F01	3210/A CPU chassis with 256 kb of memory. Includes the processor boards, memory controller (LBC), a 256 kb memory module, a 2-line communications multiplexor, a 16-slot CPU chassis with floating-point backpanel, and a control panel for a 30" cabinet.
M32-526	02-784F02	3210/A CPU chassis with 512 kb of memory. Includes the processor boards, memory controller (LBC), a 512 kb memory module, a 2-line communications multiplexor, a 16-slot CPU chassis with floating-point backpanel, and a control panel for a 30" cabinet.
M32-527	02-784F03	3210/A CPU chassis with a 1 MB of memory. Includes the processor boards, memory controller (LBC), a 1 MB memory module, a 2-line communications multiplexor, a 16-slot CPU chassis with floating-point backpanel, and a control panel for a 30" cabinet.
M32-528	02-784F04	3210/A CPU chassis with 2MB of memory. Includes the processor boards, memory controller (LBC), a 2 MB memory module, a 2-line communications multiplexor, a 16-slot CPU chassis with floating-point backpanel and a control panel for a 30" cabinet.

TABLE 3-1 LIST OF MODEL 3210/A SUBASSEMBLIES (Continued)

MARKETING NUMBER	PERKIN-ELMER PART NUMBER	DESCRIPTION
M32-529		This is the substitution of a non-floating-point backpanel on orders for M32-525, M32-526, M32-527, and M32-528. This option is not field installable and must be specified with the processor order.
	02-783F01	M32-529 with 256 kb of memory
	02-783F02	M32-529 with 512 kb of memory
	02-783F03	M32-529 with 1 Mb of memory
	02-783F04	M32-529 with 2 Mb of memory
Not Assigned	35-764F01	256 kb (1/4 Mb) expansion memory module
M32-510	35-764F02	512 kb (1/2 Mb) expansion memory module
M32-511	35-764F03	1 Mb expansion memory module
M32-512	35-764F04	2 Mb expansion memory module
M32-560	02-785	8K Loader Storage Unit (LSU) with bootloader
M32-561	11-295 M01	Cooling Fan Assembly
M32-563	02-663	Test Aid
M32-564	02-745	Battery Backup (for use with M32-540 master power supply)
M32-565	02-788F01	3210/A 30" system cabinet. Does not include front door, cooling, or power supply, 60Hz.
M32-566	02-788F02	3210/A 30" system cabinet. Does not include front door, cooling, or power supply, 50Hz.
M32-567	02-786F02	Front door for a 30" cabinet with a single CDD disk drive cutout.

TABLE 3-1 LIST OF MODEL 3210/A SUBASSEMBLIES (Continued)

MARKETING NUMBER	PERKIN-ELMER PART NUMBER	DESCRIPTION
M32-568	02-786F03	Top and bottom filler panels for a 30" cabinet with dual CDD disk drives.
M32-569	02-786F01	Full front door for a 30" cabinet.
M32-570	09-147F01	3210/A 56" system cabinet including control panel and AC distribution panel. Does not include front door, or cooling, 60Hz.
M32-571	09-147F02	3210/A 56" system cabinet including control panel and AC distribution panel. Does not include front door, or cooling, 50Hz.
M32-572	02-787	I/O interface panel for 56" cabinet.
M32-540	02-743F01	Master power supply (P5 only)
M32-541	02-744	Slave power supply
M32-513	02-752	I/O chassis for a 30" cabinet
M32-514	02-752F01	I/O chassis for a 56" cabinet
M32-509	02-665	Floating-point processor

3.11.1 Model 3210/A CPU Chassis With Floating-Point Backpanel (M32-525, M32-526, M32-527, M32-528)

Refer to sheet 1 of Information Drawing 02-784D12. This is the minimum package available and includes the processor boards, memory controller board (LBC), a 2-line communications multiplexor, a 16-slot CPU chassis with floating-point backpanel, and a system control panel for a 30" cabinet. It also includes one memory module (STM) of either 1/4 Mb, 1/2 Mb, 1 Mb, or 2 Mb size as described in Table 3-1.

The CPU chassis comes with all boards installed. The 09-140 system control panel is included, along with its related cabling and mounting hardware. All chassis mounting hardware is included.

Outline and mounting dimensions are shown for the chassis and system control panel. In the event that an OEM desires to provide his own cooling, a cooling specification chart for individual PC boards is shown at the bottom of the sheet.

NOTE

The direction of airflow through the processor chassis is from right to left (viewing it from the front). When the Perkin-Elmer cooling fan assembly is used, the clearance instructions shown on Sheet 1 of Information Drawing 02-784D12 must be adhered to.

This drawing also shows the slot locations for the processor boards, the High Performance Floating-Point Processor (HPFPP), and other optional boards.

Refer to Sheet 2 of Information Drawing 02-784D12. A Functional Schematic, 09-140B08 is provided for the 30" cabinet system control panel. When the OEM prefers to use his own power source, a PC Assembly Power Requirements chart is provided at the top left corner. This chart shows the individual printed circuit board power requirements for P5. The P5U (uninterruptible) requirements for the memory boards are also shown.

The chassis power requirements chart at the lower left locates and describes various sense points for test purposes. This chart also describes other power requirements necessary for proper chassis operation.

At the bottom center of the sheet, a connector pin assignment chart is provided to aid the OEM in interfacing his own power supply to the chassis. A description of each connector's function is given.

The backpanel is provided with a P5/P5U jumper depending on whether or not battery backup is used. See Detail B for instructions.

3.11.2 Model 3210/A CPU Chassis Without Floating-Point Backpanel (M32-529)

This is the substitution of a non-floating-point backpanel on the M32-525, M32-526, M32-527, and M32-528 CPUs. This is not field installable and must be specified with the processor order. The 1/4 Mb, 1/2 Mb, 1 Mb, and 2 Mb memory modules are available under this option as shown in Table 3-1. This option is described in Information Drawing 02-783D12.

3.11.3 Expansion Memory Modules

Four expansion memory modules are available with both the Model 3210 and Model 3210/A. The memory sizes are 256 kb (35-764F01), 512 kb (35-764F02), 1 Mb (35-764F03), and 2 Mb (35-764F04). These memory boards are described in detail in Chapter 14 of this manual.

3.11.4 8 kb Loader Storage Unit (LSU) With Bootloader (M32-560, 02-785)

The primary function of the 8 kb LSU is to automatically load, upon initialization, a program stored in nonvolatile programmable read-only memories (PROM) located on the 35-805 8 kb LSU printed circuit board. The standard program loaded is the Perkin-Elmer 3200 Series 8 kb LSU Bootloader Program (03-337). The first part of this program is a basic confidence test. The remainder of the program allows the user to load an OS/32 from a disk or magnetic tape. A user can load a unique program by following the procedures described in the Loader Storage Units (2 kb LSU and 8 kb LSU) Programming Manual, Publication Number 29-450 (R01 or higher). Also, refer to the 8 kb LSU Installation and Maintenance Manual, Publication Number 47-019.

3.11.5 Cooling Fan Assembly (M32-561)

Refer to Information Drawing 11-295M01C12. This drawing provides the outline and mounting dimensions for the cooling fan assembly. Airflow direction, necessary clearances with regard to the CPU chassis, and power requirements are also provided. Fan specifications and performance curves are provided in the tables at the bottom of the sheet. All mounting hardware is included in this package.

3.11.6 02-663 Test Aid (M32-563)

The 02-663 Test Aid is a compact, durable, and simple to use test fixture. It provides the necessary control to display the B, S, and ROM DATA (RD) buses of the processor, as well as the control store address (CSA), four processor flags, instruction register (IR), and I/O attention lines (INT). Complete details on the operation, installation, and maintenance of the test aid are provided in Chapter 16 of this manual.

3.11.7 Battery Backup (M32-564)

The battery backup option is intended for use with the M32-540 master power supply. The battery backup provides up to 15 minutes of backup to memory in case of power failures or brownouts.

Refer to Information Drawing 02-745C12. This drawing provides the information necessary to install the battery and P5U board into the master power supply. More detail on the battery backup and P5U board is provided in the Model 3210 Power Subsystem Installation and Maintenance Manual, Publication Number 47-020.

3.11.8 3210/A 30" System Cabinet

This option is available in 50Hz (M32-566, 02-788F02) and 60Hz (M32-565, 02-788F01). This option does not include front door, cooling, or power supplies.

Refer to Information Drawing 02-788D12. This drawing shows the 30" system cabinet without the front door and filler panels. Wiring is shown for both international and domestic usage. Cabinet outline and chassis mounting dimensions are provided to aid installation. Receptacle and plug configurations and recommended usage for both domestic and international applications are shown in Details A, B, C, and D.

A.C Distribution panel for fan power connectors, and fuse information is shown in the cabinet rear view.

3.11.9 Front Door, 30" Cabinet (M32-567)

Refer to Information Drawing 02-786D12. The 02-786F02 front door and filler panel is used in a single disk configuration. Disk location and filler panel location are shown on sheet 1. The filler panel (16-875F02) may be interchanged with a system control panel. All mounting hardware is provided.

3.11.10 Top and Bottom Filler Panels For A 30" Cabinet with Double Disk (M32-568)

Refer to Sheet 2 of Information Drawing 02-786D12. The 02-786F03 top and bottom filler panels are used for double disk applications. A front view and partial section locating the installed panels is shown. All mounting hardware is included in this package.

3.11.11 Full Front Door For A 30" Cabinet (M32-569)

Refer to Sheet 1 of Information Drawing 02-786D12. The 02-786F01 full front door is used for CPU and I/O chassis installations. Two filler panels are supplied to provide interchangeability with a system control panel as shown in partial section A-A on Sheet 1. All mounting hardware is included in this package.

3.11.12 56" Cabinet (M32-570, M32-571)

This option is available in either a 50Hz (M32-571) or 60Hz (M32-570) version. This option does not include front door or chassis cooling. It does include, however, an AC distribution panel for either international or domestic applications, a top exhaust fan assembly, an adaptor mounting plate for use with Perkin-Elmer cooling fan assembly 11-299M01, and a system control panel for 56 inch cabinets. All mounting hardware is included in this package. Details on this cabinet are provided in Information Drawing 09-147D12. Functional Schematic 09-148B08 is provided for the system control panel.

3.11.13 I/O Interface Panel For A 56" Cabinet (M32-572)

The panel shown in Information Drawing 02-787C12 provides interconnection capability with peripheral devices outside the cabinet. All mounting hardware is provided. Mounting and outline dimensions are provided.

3.11.14 Master Power Supply (M32-540, 02-743F01)

Refer to Information Drawing 02-743D12. Outline and mounting dimensions are provided. Cable lengths and interfacing information are shown at the upper right of the drawing. Input power plug information is given, along with fan power plug information for when the slave power supply is used. CPU chassis interconnection (2 plugs) is shown. All mounting hardware is supplied in this package. More detail on the master power supply is provided in the Model 3210 Power Subsystem Installation and Maintenance Manual, Publication Number 47-020.

3.11.15 Slave Power Supply (M32-541, 02-744)

The slave power supply is shown on Information Drawing 02-744D12. CPU interconnections and master power supply interconnections are shown at the right side of the drawing. The interface signal cable that is connected to the master power supply is shown at the top of the drawing. All mounting hardware is provided in this package. More detail on the slave power supply is provided in the Model 3210 Power Subsystem Installation and Maintenance Manual, Publication Number 47-020.

3.11.16 I/O Chassis (M32-513, M32-514)

The I/O chassis for the 30" cabinet (M32-513, 02-752) and the I/O chassis for the 56" cabinet (M32-514, 02-752F01) are described on sheet 7 of Information Drawing 02-752D12. The basic difference between the chassis (M32-513 and M32-514) is in the mounting hardware. Mounting dimensions, airflow direction, and fan power cables are shown. All mounting hardware is supplied in this package. The hardware includes cables, retainers, distribution

panels, chassis rails, I/O terminators, jumpers, and other hardware necessary to install the chassis as shown on Sheets 1 through 6 of 02-752D12.

To install the chassis into a Perkin-Elmer 30" or 56" cabinet, refer to sheets 1 through 6 of 02-752D12.

3.11.17 Floating-Point Processor (M32-509)

Chassis slots 07 and 08 are dedicated to the floating-point processor A and B boards as shown on 02-784D12. This option cannot be installed in a non-DFU backpanel.

CHAPTER 4 POWER SUBSYSTEM

4.1 INTRODUCTION

The Perkin-Elmer Model 3210 Power Subsystem is a modularly designed power converter system suitable for use with the Perkin-Elmer Model 3210 System. This subsystem provides 5 volt logic power (P5), uninterruptible 5 volt memory power (P5U/Battery Backup), and can be expanded for use with the optional 34-040 slave power supply.

The Perkin-Elmer Model 3210 Power Subsystem and its companion 34-040 slave power supply option are designed to meet Underwriter's Laboratory (UL), Canadian Standard Association (CSA), and Verband Deutscher Elektrotechniker (VDE) approval. For detailed information on ratings, installation, and maintenance, refer to the Model 3210 Power Subsystem Installation and Maintenance Manual, Publication Number 47-020.

CHAPTER 5 SYSTEM CONTROL PANEL

5.1 INSTALLATION

The system control panel mounts at the top front panel mounting position of the cabinet, fastened to the vertical uprights with two each #4-40 machine screws and lock washers. Refer to Figure 5-1.

The panel is connected through a ribbon cable (P1), to the processor backpanel (J1). Connector P1 is keyed to ensure correct orientation.

5.2 OPERATION

Function switches and indicators are described in the following sections. Refer to Figure 5-2.

5.2.1 Function Switches

5.2.1.1 Key-Operated Security Lock

This is a 3-position (STANDBY/ON/LOCK) key-operated locking switch that controls the primary power to the system. The key lock performs the following functions:

- STANDBY - Processor 5 volts is OFF. 5 volts STANDBY (PSU) is ON.
- ON - Primary power is ON.
- LOCK - Primary power is ON, and the INITIALIZE HALT/EXE and SINGLE switches on the system control panel are disabled.

5.2.1.2 Initialize (INIT) Switch (Momentary Switch)

This switch causes the system to be initialized. After the initialize operation, all device controllers on the system multiplexor bus are cleared, and certain functions in the processor are reset. This switch is disabled when the key is in the LOCK position.

5.2.1.3 IPL ENABLE/DISABLE Switch

When the IPL ENABLE/DISABLE switch is in the ENABLE position and AC power is restored, if the security lock switch is placed in the ON position from the STANDBY position, or if the INIT switch is depressed, the system is reloaded from the loader storage unit (LSU).

5.2.1.4 HALT/RUN Switch

When depressed, this single action switch causes a running system to halt and enter the processor console service state, or it forces a halted system in the processor console service state to enter the run mode.

5.2.1.5 SINGLE Switch

This switch, when placed in the ON position, puts the processor in the single instruction cycle mode and takes a running program to the processor console service mode. When in the single instruction cycle mode, the processor is returned to the processor console service mode after execution of each user instruction. The location counter displays the address of the next instruction to be executed. The status portion of the PSW reflects the execution of the previous instruction.

5.2.2 Indicators

5.2.2.1 Central Processing Unit (CPU) Power

This indicates that the processor system power (P5) is ON.

5.2.2.2 Memory Power

This indicates that memory system power (P5U) is ON.

5.2.2.3 WAIT

The running program can place the processor into the WAIT state by setting the WAIT bit of the current program status word (PSW). The WAIT indicator is lit to inform the operator of this condition. The indicator is also lit when the processor is in the console service mode.

5.2.2.4 FAULT

This indicator is lit during system initialization and remains lit until microcode power-up test is successfully completed. The indicator remains on if the processor self-test fails.




Figure 5-1 System Control Panel Installation (Cabinet Skins Omitted For Clarity)




Figure 5-2 Function Switches and Indicators System Control Panel

CHAPTER 6
PROCESSOR AND MEMORY INSTALLATION

6.1 INTRODUCTION

This chapter describes the installation of the Model 3210 Processor and memory. All processor and memory boards occupy slots in one of two basic system chassis, with or without floating-point, as shown in Figures 6-1 and 6-2.


The basic processor and memory consists of:

- 1 CPU-A board, 35-816 in slot 9
- 1 CPU-B board, 35-768 in slot 10
- 1 CPU-C board, 35-769 in slot 11
- 1 CPU-D board, 35-770 in slot 12
- 1 CPU-LBC board (4 Mb), 35-771F04 in slot 13
or
- 1 CPU-LBC board (8 Mb), 35-806F02 in slot 13
- 1 STM 35-764 in slot 14/15
- 1 cable 17-234F08 (50 pin)
- 1 cable 17-234F10 (50 pin, 3 header)

NOTE

Figures 6-1 and 6-2 show two separate chassis. Slots 7 and 8 in the floating-point chassis are dedicated slots and cannot be used for other boards.

2507



NOTE: THESE ARE TWO SEPARATE CHASSIS. SLOTS 7 AND 8 IN THE FLOATING-POINT CHASSIS ARE DEDICATED SLOTS AND CANNOT BE USED FOR OTHER BOARDS.

Figure 6-1 Front View of Chassis With Floating-Point

2508




Figure 6-2 Front View of Chassis Without Floating-Point

6.2 CPU-A (35-816)

The CPU-A board must always be installed in slot 9. Before installing this board, ensure that the privileged illegal ROM and option strapping are correct. The privileged illegal read-only memory (ROM) (19-188F25) is in location A39.

The COMM option and the HPFPP option must be disabled by strapping TPA to TPG and TPC to TPG, respectively; the DROMs are enabled by strapping TPE to TP4.

The Test Aid DIP switches in the front of the CPU-A board must be in the OFF (open) position. The CPU-A board can then be installed.

6.3 CPU-B (35-768)

The CPU-B board must always be installed in slot 10. There is no strapping on the CPU-B board.

6.4 CPU-C (35-769)

The CPU-C board must always be installed in slot 11 of the CPU chassis. This board contains the strapping required for allocating segments of memory to shared memory. At the time of manufacture, the board is strapped so that all memory is local. Memory can be allocated as shared memory in 1 Mb increments. Refer to the functional schematic for the CPU-C board, 35-769D02, Sheet 13, for strapping information.

6.5 CPU-D (35-770)

The CPU-D board must be installed in slot 12 of the CPU chassis. No strapping options are contained on this board. Certain straps located on this board are used for factory maintenance purposes. Refer to Chapter 15, Adjustments, for this information.

On the CPU-D board, the DMA system hangs up if the following straps have not been installed:

LOCATION	STRAP
00A	10 to 72
02A	09 to 73
CONN 6	112-6(TPD) 113-6(TPC)

6.6 CPU-LBC (35-771F04 (4 Mb) or 35-806F02 (8 Mb))

The CPU-LBC board is always installed in slot 13. Before installing the LBC, check CONN 5 for the following:

- 215-5 (TP10) connected to 216-5 (TP9)
- 221-5 (TP4) connected to 222-5 (TP3)
- TPA connected to TPB (35-806F02 only)
- No connection between 224-5 (TP1) and 223-5 (TP2)
- No connection between 214-5 (TP11) and 213-5 (TP12)
- No connection between 217-5 (TP8) and 218-5 (TP7)

6.7 STORAGE MODULE (STM)

The STMs must be installed in ascending slots beginning with slot 14. Refer to Chapter 14 for proper setting of the module select switch at location A46 on each STM.

6.8 DISK CONTROLLER

The basic system comes equipped with a 35-811 Disk File Controller and a 35-627 Disk Controller installed in the first two slots immediately below the selector channel (SELCH). Detailed information for these boards is provided in the Removable Media Mass Storage Module (MSM) Maintenance Manual, Publication Number 29-644. A functional schematic and assembly drawing for the 35-811 Disk File Controller are provided at the back of this manual.

The file control board is configured to operate with one of three CMD drives as shown in Table 6-1. All drives connected to the controller must be of the same CMD type.

TABLE 6-1 CMD DRIVE TYPE SELECTION

STRAPPING	CMD DRIVE TYPE		
	32MB	64MB	96MB
B	B1 - B2	B2 - G B1 - N/C	B2 - G B1 - N/C
C	C2 - G C1 - N/C	C1 - C2	C2 - G C1 - N/C
D	D2 - G D1 - N/C	D2 - G D1 - N/C	D1 - D2

6.9 PROCESSOR CABLING

Install the following cables:

CABLE	FROM	TO	TO
17-234F08 (50 pin)	CPU-D CONN 5	CPU-C CONN 5	NA
17-234F10 (50 pin)	CPU-D CONN 4	CPU-C CONN 4	CPU-B CONN 3

6.10 CPU MULTIPLEXOR BUS EXPANSION

6.10.1 Sub-Channel Controller

The Sub-Channel Controller (SCC) is used to extend the 3210 CPU multiplexor bus to one I/O expansion cabinet. The following is a guide for installing the SCC in the CPU chassis:

BACKPANEL PIN IDENTIFICATION

XX₁X₁ - YYZZ

X = ROW NUMBER
X₁X₁ = PIN NUMBER
YY = SLOT
ZZ = CONNECTOR

The SCC must reside in slot 0 of the CPU chassis. Strap the SCC as follows:

1. Set the switch at location A28 to X'0'.
2. Remove the following straps:

A to A, C to D, B to B, E to F, 1 to 2

3. Add the following straps:

1 to 3, C to G

Perform the following CPU backpanel wiring modifications:

1. Remove multiplexor bus wires on slot '0' connector 1, pins 11 through 26, rows 1 and 2.
2. Perform the following RACK0/TACK0 rerouting on the CPU chassis. The twisted pair wire (yellow/black) must be used for long jumpers. See Figure 6-3.
 - a. Remove wire jumper between 222-0000 and 122-0801 (3210 without HPFPP) or 122-0601 (3210 with HPFPP).
 - b. Remove wire jumper between 122-0000 and 222-0100.
 - c. Remove RACK0/TACK0 jumpers on slot 0, both connectors 0 and 1.
 - d. Add twisted pair wire between the following pins:

3210 with HPFPP


122-0601 ----> 222-0100 (yellow)
140-0601 ----> 140-0100 (black)

3210 without HPFPP

122-0801 ----> 222-0100 (yellow)
140-0801 ----> 140-0100 (black)

- e. Add twisted pair wire between the following pins:

122-0000 ----> 222-YY01 (yellow)
140-0000 ----> 140-YY01 (last I/O slot on CONN1) (black)



NOTE

---- denotes twisted pair wire.

Figure 6-3 Rear View of CPU Chassis (RACK0/TACK0 Routing)

6.10.2 I/O Expansion Chassis Wiring Instructions For Extended CPU Multiplexor Bus

RACK0/TACK0 rerouting is shown in Figure 6-4. Perform the following steps:

1. On all I/O expansion chassis, remove the following wires:

134-0700 to 122-0701
122-0700 to 222-0001

2. On all I/O expansion chassis (except the top most chassis) add the following wire:


134-0700 to 122-0700

3. RETACKO Routing. Twisted pair wire (yellow/black) must be used.

Last I/O slot on Connector 0 to the first I/O slot on Connector 1.

134-0000 to 122-YY01 (yellow)
 140-0000 to 140-YY01 (black)

Route wire between pins 140-YY00 and 141-YY00 of all I/O slots.



NOTE

---- denotes twisted pair wire.

Figure 6-4 Rear View of I/O Expansion Chassis Showing RACKO/TACKO Routing

CHAPTER 7 BLOCK DIAGRAM ANALYSIS

7.1 INTRODUCTION

This chapter provides an overview of the Model 3210 Processor. Refer to Functional Schematic 01-158D08, Sheet 1, for a block diagram. Each board in the Central Processing Unit (CPU) is discussed individually in order to understand how the logic is partitioned within the CPU. This understanding is necessary in order to isolate faults to the board level.

7.2 SYSTEM ORGANIZATION

The CPU is organized between three 32-bit buses: the A, B, and S buses. The A bus presents data to the Arithmetic Logic Unit (ALU). The B bus presents data to the ALU, HPFPP, and Link Register. The S bus transfers the ALU output data to the appropriate destination. The source and destination of the A, B, and S buses and the functions performed by the ALU are controlled by microinstructions contained in the control store.

7.3 CPU-A BOARD

The CPU-A board contains the heart of the microprocessor which is used to emulate the instruction set. This board houses all elements of control store for the machine, the control store addressing, interrupt handling, and power fail/initialize control.

7.3.1 Fixed Control Store (FCS)

Fixed Control Store (FCS) consists of 2 k words, 32 bits each, of Read-Only-Memory (ROM) which is a high-speed, solid-state, nonvolatile memory. Each word in FCS is 32 bits long and represents one microinstruction. Each microinstruction read out of FCS is placed in the 32-bit ROM Data Register (RDR). RDR is the instruction register for the microprocessor and drives the RD bus. Most microinstructions are executed in one machine cycle of 200 nanoseconds. RD bits are decoded to direct the processor through its operations. The meaning of the microinstruction word is explained in Chapter 8.

7.3.2 ROM Data Register (RDR)

The ROM Data Register (RDR) is a 32-bit register which is loaded at the beginning of every machine cycle with microinstructions fetched from control store. The RDR drives the RD bus. This register can also be described as a pipeline register, since it allows for overlapping of ROM access and instruction execution.

7.3.3 Control Store Address Register (CSAR)

Locations in control store are addressed by the 12-bit Control Store Address Register (CSAR). Microinstructions are normally located at sequential addresses in the control store. The CSAR is an up-counter which increments by one as each new microinstruction is read into the RDR. The CSAR, therefore, holds the address of the next sequential microinstruction to be executed. When it becomes necessary to jump out of sequence, the CSAR can be loaded with a new address from the RDR register, the Decoder Read-Only-Memories, the Link Register, or the priority interrupt encoder; or it can be cleared by the hardware to zero for an instruction read or system initialization.

7.3.4 Link Register (LR)

A branch and link capability is provided in this machine by means of the 12-bit Link Register (LR).

When the microprogram specifies Link, the LR is unconditionally loaded with the address of the current microinstruction being executed and is automatically incremented by one prior to the next system clock. When the microprogram executes a Branch/Return, the CSAR is loaded from the LR.

The LR may also be loaded from the B bus in order to nest microsubroutines.

7.3.5 Decoder Read-Only-Memory (DROM) and Privileged Illegal ROM (PILROM)

The DROMs are constructed using three 512x4-bit ROMs which are addressed by the 8-bit op-code field of the Instruction Register. They contain the D1 and D2 vector addresses which are entry points for instruction emulation routines. The microprogram interrogates the D1 address at instruction read time and the D2 vector during instruction emulation. The 12 bits of the resulting readout are jammed into the CSAR, resulting in an automatic transfer to an address which is related to the user's operation code.

The Privileged/Illegal ROM (PILROM) is also addressed by the 8-bit op-code field and is interrogated at D1 time to supply privileged instruction and illegal instruction.

7.3.6 Priority Interrupt Encocder (PIE)

The priority interrupt encoder provides high-speed interrupt handling to the microprogram. It monitors 14 interrupt lines, sets their priorities, and when interrogated by the microprogram, provides a vectored branch into the interrupt service table in the microcode.

7.3.7 Initialize Logic

System initialization is controlled on the CPU-A board by the initialize logic. This logic interfaces to the power system and, together, they monitor and control the DC power required in the system. Early Power Fail (EPE) and Primary Power Fail (PPF) interrupts are also generated by this logic.

7.3.8 Console Support Logic

The console support logic monitors the EXECUTE/HALT switch and the single switch from the System Control Panel and creates console attention interrupts to the microprogram.

7.3.9 Test Aid

The CPU-A has a built-in test aid. Sixteen switches in two DIP packages at the front of the CPU-A board provide CSAR match/SYNC, microcode single step, MAT or MPE fault match, and external match capabilities for troubleshooting.

7.4 CPU-B BOARD

The CPU-B board is the processor's arithmetic board. It contains a 32-bit ALU which is fed by the 32-bit A multiplexor and a 32-bit B multiplexor, a 32-bit shift register, the PSW, a flag register, and the A and B register stacks.

7.4.1 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) is 32 bits wide with full look-ahead carry logic. It is fed by the 32-bit A and B multiplexors and its output generates the S bus.

7.4.2 A Multiplexor

The 32-bit A multiplexor feeds the ALU from either the A bus or the shift register.

7.4.3 B Multiplexor (B Bus Shifter)

The 32-bit B multiplexor feeds the A input to the ALU and is used as the input to the register stacks for divide operations. It also performs all of the ALU shift operations defined in the shifter microcode field.

7.4.4 32-Bit Shift Register

This register can be loaded from the S bus, shifted left or shifted right (one place per processor clock), and can be presented to the B bus or to the ALU via the A multiplexor.

7.4.5 Flag Register (FLR)

The Flag Register (FLR) is a 4-bit register containing the following flags: Carry (C), Overflow (V), Greater than Zero (G), and Less than Zero (L). These flags are modified at the conclusion of arithmetic and logical microoperations to reflect the result of the operation. The FLR is loaded from bits 28:31 of the S bus when either the FLR or the Program Status Word (PSW) is the specified destination register.

7.4.6 Program Status Word (PSW)

The Program Status Word (PSW) is a 24-bit register used to indicate the system status relative to the user program being emulated. Bits 8:27 of the PSW are used as interrupt masks to define the operational status or mode of the user-level processor. Some of the PSW bits have hardware significance, while others are of significance only to the microprogram. Bits 28:31 of the PSW make up the Condition Code (CC) field which reflects the result of the previous user instruction.

The status portion of the PSW is 32 bits long. Only 24 bits, however, are implemented in the hardware of this machine. Bits 0:7 are not used and are forced to zero.

The CC may be updated only from the FLR. When PSW is the specified destination register, bits 8:27 of the S bus are loaded into bits 8:27 of the PSW, and S bus bits 28:31 are captured in the FLR. The CC field remains unchanged until the microprogram causes it to be updated from the FLR when the jam bit is set in the microword. The PSW is unloaded onto the A bus.

7.4.7 A and B Register Stacks

The 32-bit A and B register stacks hold the 4 microregisters, 8 general register sets of 16 registers each, and an alternate register set of 16 registers. These stacks are loaded

simultaneously from the S bus (from the B multiplexor in the case of a divide) and always hold identical data. The A and B register stacks can be unloaded by the A and/or B source field of the microword to their respective latch registers.

7.4.8 Register Stack Control

The register stack control provides address and timing for the register stacks.

7.5 CPU-C BOARD

The CPU-C board provides an interface between the central processing unit and memory system. All registers associated with memory addressing and memory data are located on this board. This unit also contains the Memory Address Translator (MAT). The MAT provides dynamic address relocation and memory protection.

7.5.1 Location Counter (LOC)

The Location Counter (LOC) is a 24-bit addendum to the PSW which holds the address of the next user instruction to be executed in main memory. The LOC is implemented as an up-counter which increments by two for each halfword of data required to execute an instruction.

7.5.2 Processor Memory Address Logic

The Memory Address Register (MAR) is a 24-bit register which contains the address of main memory to be accessed. The LOC is selected as the address to memory during instruction reads through the Program Address (PA) multiplexor; in all other cases, the PA selects the MAR.

Each time a memory reference is made, including instruction reads, the output of the PA multiplexor is loaded into an auxiliary address register (ZMAR). If a fault is detected in the system, the data in the ZMAR remains unchanged until directed by the microprogram. The first time, after a fault, that MAR is the selected B source, the data contained in the ZMAR is unloaded.

On a processor operation to memory, the 13 most significant bits of the program address are subject to relocation and placed on the LMA bus, while the 11 least significant bits are placed on the bus unchanged.

7.5.3 Memory Address Translator (MAT)

Dynamic memory relocation is provided when enabled by bit 21 of the PSW. This is accomplished by adding the relocation field of the selected segmentation register to bits 16:20 of the program

address which has bits 8:15 forced to zero. This relocated address is then used to access memory.

The segmentation registers also contain the necessary information to provide memory access protection for the selected segment.

7.5.4 Memory Data Register (MDR)

Processor data from/to main memory is contained in the Memory Data Register (MDR). This register is 32 bits wide and is loaded from the S bus before initiating a memory write operation. The data contained in the MDR is gated onto the local memory bus (MDS bus) for writes to local memory.

The data, when it becomes available on a memory read, is loaded into the MDR from the MDS bus or EDMA bus. The microprogram can then access the data by specifying the MDR as the B bus source.

7.6 CPU-D BOARD

The CPU-D board is the machine's control board. The system clocks for the processor, as well as I/O, EDMA, and memory control logic, are all contained on this unit. Refer to Chapter 12 for a detailed analysis of the CPU-D and for all information concerning clocks and control logic.

7.6.1 Instruction Register (IR)

The Instruction Register (IR) is a 16-bit register divided into three fields: operation code (OP), user destination (YD), and user source (YS). The IR is loaded during an instruction fetch, when the data is available from memory.

7.6.2 Input/Output (I/O)

The 16-bit parallel Input/Output (I/O) bus is used to send and receive information to and from device controllers. These operations are achieved by gating S bus data onto the D bus and activating an I/O control line, or by activating a control line and gating D bus data onto the internal B bus.

7.6.3 Extended Direct Memory Access (EDMA) Registers

Data paths for Extended Direct Memory Access (EDMA) operations to memory are contained within the CPU-D board. The local memory address on an EDMA operation is loaded into the EDMA Memory Address Register (EMAR) and sent to the LMA bus. Data on write operations from an EDMA device, e.g., a BSELCH, is loaded into the EDMA Memory Data Register (EMDR) and presented to the local memory bus through the MDS multiplexor. For memory read cycles, data goes from memory to the EMDR and then onto the EDMA bus.

7.7 LOCAL BANK CONTROLLER (LBC)

This board provides an interface between the processor and the storage module (main memory) in the system (refer to Chapters 13 and 18). The major functions of this module are the generation of the necessary timing for the storage modules, error code generation and checking, error logging, and memory refresh control.

Address and data information between the processor and main memory is latched in registers contained on the LBC. Refer to Chapters 13 and 18 for detailed descriptions of the timing and control logic on this board.

7.7.1 Input Data Register (IDR)

At the start of a memory write operation, the data on the MDS bus (MDS000:310) from the processor is latched in the Input Data Register (IDR). This data is then presented to the error correction logic in order to generate the seven parity bits used for error correction. The data, along with the parity bits, is then gated to the local memory bus (LMB000:380).

7.7.2 Output Data Register (ODR)

For memory read operations, good data (data which has been checked and corrected if necessary) is latched in the Output Data Register (ODR). The ODR is constructed using tri-state devices. These outputs are used to form the bidirectional MDS bus.

7.7.3 Good Data Register (GDR)

The Good Data Register (GDR) is used to latch checked/corrected data to be returned to the processor on memory read cycles, or which is to be written into memory. Data is written to memory from the GDR any time a memory read is initiated and an error is detected and corrected, or on a partial word write operation (byte or halfword write) whether or not an error has been detected.

7.7.4 Uncorrected Data Register (UDR)

Data read from memory is stored into the Uncorrected Data Register (UDR). This data is used as an input to the error correction/detection logic along with the parity bits contained in the Uncorrected Parity Register (UPR).

If the data is found to be valid, this good data is loaded into the GDR, unmodified. If a single-bit error is detected, the error correction logic generates correct data and loads it into the GDR where it is then transferred to the applicable destination.

7.7.5 Error Logger

Each time an error is detected on a read from memory, information concerning the type of error (single-bit or multiple-bit) and the chip location for single-bit errors are stored in a random access memory. The data in this memory can be accessed by the processor by issuing a read error logger command.

CHAPTER 8 MICROWORD DESCRIPTION

8.1 INTRODUCTION

The microword consists of groups of data bits that are fetched from control store as a 32-bit microinstruction word. Groups of ROM Data (RD) bits of the microinstruction control various hardware functions of the microprocessor. The specific function of the data bit groups may be altered by the format of the microinstruction, the operation modifiers, or the specific source or destination register. The following is a breakdown of these data bit groups which are called instruction word fields. Refer to Table 8-1 and Figure 8-1 during this description.

8.2 MEMORY CONTROL FIELD (MC) - RD BITS 0, 1, 2, AND 3

The Memory Control Field (MC) is primarily used either to read from, or to write into, memory. The memory address selected depends upon the contents of the Location Counter (LOC) (during IR only) or the Memory Address Register (MAR) and the bias added by the MAT. The type of memory operation (read or write) and the amount of data fetched is controlled by the MC. Privileged memory operations disable the relocation and protection of the MAT. Fullword memory operations must be aligned on fullword memory address boundaries. Halfword memory operations must be on halfword or fullword boundaries. Violation of these alignments causes alignment faults. All memory read operations access memory as a fullword. The MC causes the processor hardware to steer and load only the required portion of the data.

NOTE

All MC options which cause data to be written to main memory (with the exception of TEL) also cause the ECC bits, corresponding to the fullword receiving the data, to be updated.

TABLE 8-1 INSTRUCTION WORD FIELDS

FIELD	MEANING
A	Selects register to be used as first operand. Data is available on the A bus.
ADDRESS	Specifies branch address data to be loaded into the CSAR.
B	Selects register to be used as second operand. Data is available on the B bus.
COND	Specifies conditions tested for conditional branch.
D	Selects destination register to receive the result. Data is available on the S bus.
DATA	Specifies immediate data as second operand on B bus.
E	Specifies the extended options to be performed.
I	Enables loading of immediate data to the B bus. The data used is controlled by the D field.
J	Causes condition code to be updated, or controls data direction (read or write) when module 3 (WCS) is selected.
L	Causes the link register to be loaded with the address of the current microinstruction plus one.
R	Specifies that a branch to the address contained in the link register is performed if the specified branch conditions are met.
MC	Memory control field specifies type of memory operation.
MOD	Selects active CPU, fixed-point ALU, or floating-point processor.
OP	Specifies the fixed-point or floating-point operation.
RC	Control store addressing and alternate register set control field.
SHIFTER	Specifies B bus shifter function.
T/F	Specifies whether COND must be true or false to branch.
VJ	Enables interrupt vector jam when branch is taken.
YDFF	Specifies extended operations addressed by the YD field of the instruction register and enabled by the E field.

NOTE

The E field, in formats other than register-to-register immediate data, identifies additional operations to be performed or options to the primary operation.

The MC field, in all formats, controls main memory accesses.

MC Value

0000 - NOP	No memory operation is attempted.
0001 - DW1	Nonprivileged byte data write. Byte of data contained in the Memory Data Register (MDR) is written to the byte memory address specified by the MAR. Bits 16:31 of the MDR are gated to the memory bus. The data to be written must be in the appropriate byte position of the least significant halfword of MDR.
0010 - PW2	Privileged halfword data write. Halfword of data contained in MDR bits 16:31 is written to the halfword specified by the MAR.
0011 - DW2	The same operation as PW2, except that the MAR address may be relocated and/or protected by the MAT.
0100 - TEL	Test error logger operation causes a byte write operation to the address specified by MAR. Bits 24:31 of MDR are written into memory. The byte write is privileged and the error correction logic is disabled; thus, if the byte written is different from the previous contents, the Error Correction Code (ECC) in memory is incorrect. No error is logged in the error logger.
0101 - ENACLK	No memory operation is implied. Destination clocks for all machine registers (except YDI, flags, and CSAR) are disabled whenever a fullword or halfword boundary error, ECC error, or MAT violation occurs. To allow loading machine registers following such a condition, the ENACLK option must be specified.
0110 - PW4	Privileged fullword memory write. The data contained in MDR 0:31 is written to the address specified by MAR.
0111 - DW4	Nonprivileged fullword memory write. The relocation and protection of the MAT is enabled.

- 1000 - UNDEF The MC and the hardware are undefined.
- 1001 - RAS The halfword addressed by MAR is read into MDR, bits 16:31. Bit 16 of the data is set, and the halfword is written back to memory. The MAT is not disabled. The data in MDR, bits 16:31, reflects the previous state of the data in memory. Bits 0:15 of the MDR are undefined.
- 1010 - PR2 Privileged halfword read from memory. The MAT is disabled. A halfword of data selected by the address in MAR is loaded into MDR 16:31. Bits 0:15 of the MDR are undefined. The address is in the MAR.
- 1011 - DR2 Nonprivileged halfword read from memory. The MAT is enabled. Data is loaded into MDR in the same manner as PR2. The address is in the MAR.
- 1100 - REL Read error logger is treated as a PR2. The error logger, at the address corresponding to the contents of MAR, is interrogated. Error logger data replaces the contents of MDR bits 16:31. Bits 0:15 of the MDR are undefined.
- 1101 - IR Instruction read from memory. This operation causes a fullword read from memory. The data from the read is loaded into the instruction register and the MDR. The address is specified by the location counter. If CNTR contains a nonzero value, the IR is deferred until the CNTR equals zero.
- 1110 - PR4 Privileged fullword memory read operations. MDR bits 0:31 are loaded with the data read from the fullword address contained in the MAR. The MAT is disabled during the memory cycle.
- 1111 - DR4 Nonprivileged fullword memory read operation. Similar to PR4, except that the MAT is enabled.

8.3 ROM CONTROL FIELD (RC) - RD BITS 4 AND 5

- 00 - NOP Normal operation microinstructions are fetched in sequential order. The CSAR is incremented by one, unless IR is specified in the MC field.
- 01 - ARS Sequential order of microinstruction fetch is unaffected. The alternate register set is selected for use with a general register. The user-level machine has no access to this set of registers.

- 10 - D2 Jam the address which is contained in Decoder ROM 2 (DROM2) into the CSAR. The address specified by DROM2 is controlled by the contents of the instruction register.
- 11 - BRANCH Allows the CSAR to be jammed by RD bits 16:27 if conditions are met.

8.4 MODULE SELECT FIELD (MOD) - RD BITS 6 AND 7

- 00 - ALU The microinstruction operation uses the fixed-point ALU and the fixed-point operation codes (RD bits 9, 10, and 11).
- 01 - SPFP The microinstruction operation uses the High Performance Floating-Point Processor (HPFPP) for single-precision operations. Single-precision registers are used. The fixed-point ALU is conditioned to load the B bus to the S bus. The type of single-precision operation is defined by RD bits 9, 10, and 11.
- 10 - DPFPP The microinstruction operation uses the HPFPP for double-precision operations. Double-precision registers alone are affected by the operation. The fixed-point ALU is conditioned to load the B bus to the S bus. The type of double-precision operation is defined by bits 9, 10, and 11.
- 11 - RESERVED

8.5 JAM CONTROL - RD BIT 8

RD bit 8 is used to jam the flag register into the condition code portion of the PSW.

8.6 OPERATION INSTRUCTION WORD FIELD - RD BITS 9, 10, AND 11

Refer to Table 8-2 for fixed-point operations. Tables 8-3 and 8-4 list the single-precision and double-precision floating-point operations, respectively.

TABLE 8-2 FIXED-POINT ALU OPERATIONS

RD BITS			MNEMONIC	MEANING
9	10	11		
0	0	0	A	Add the A bus and B bus shifter output data.
0	0	1	S	Subtract the A bus and B bus shifter output data.
0	1	0	N	AND the A bus and B bus shifter output data.
0	1	1	OR	OR the A bus and B bus shifter output data.
1	0	0	XOR	Exclusive-OR the A bus and B bus shifter output data.
1	0	1	UNDEF	Undefined operation
1	1	0	LDB	Load B bus shifter output data to S bus.
1	1	1	LDA	Load A bus data to the S bus.

TABLE 8-3 SINGLE-PRECISION FLOATING-POINT OPERATIONS

RD BITS			MNEMONIC	MEANING
9	10	11		
0	0	0	RCC	Read condition code - place contents of HPFPP flag register on B bus.
0	0	1	RRE	Read register single-precision and place contents on B bus.
0	1	0	LE	Load single-precision data from B bus to HPFPP.
0	1	1	CER	Compare single-precision data register-to-register.
1	0	0	AER	Add single-precision data register-to-register.

TABLE 8-3 SINGLE-PRECISION FLOATING-POINT OPERATIONS (Continued)

RD BITS			MNEMONIC	MEANING
9	10	11		
1	0	1	SER	Subtract single-precision data register-to-register.
1	1	0	MER	Multiply single-precision data register-to-register.
1	1	1	DER	Divide single-precision data register-to-register.

TABLE 8-4 DOUBLE-PRECISION FLOATING-POINT OPERATIONS

RD BITS			MNEMONIC	MEANING
9	10	11		
0	0	0	LW	Load word - load most significant 32-bit portion of 64-bit double-precision floating-point number.
0	0	1	RRD	Read register double-precision and place contents on B bus.
0	1	0	LD	Load least significant 32-bit portion of 64-bit double-precision floating-point number.
0	1	1	CDR	Compare double-precision register-to-register.
1	0	0	ADR	Add double-precision register-to-register.
1	0	1	SDR	Subtract double-precision register-to-register.
1	1	0	MDR	Multiply double-precision register-to-register.
1	1	1	DDR	Divide double-precision register-to-register.

8.7 DESTINATION INSTRUCTION WORD FIELD - RD BITS 12, 13, 14, AND 15

Result data on the S bus is loaded into the specified destination. (Refer to Table 8-5.)

TABLE 8-5 DESTINATION REGISTERS

RD BITS				MNEMONIC	MEANING
12	13	14	15		
0	0	0	0	MRO	Microregister 0
0	0	0	1	MR1	Microregister 1
0	0	1	0	MR2	Microregister 2
0	0	1	1	MR3	Microregister 3
0	1	0	0	LOC	Location counter
0	1	0	1	MDR	Memory data register
0	1	1	0	MAR	Memory address register
0	1	1	1	PSW	Program status word
1	0	0	0	YD or ARSYD	General register specified by YD field of IR
1	0	0	1	YS or ARSYS	General register specified by YS field of IR
1	0	1	0	YDI	YD field of IR
1	0	1	1	CNTR	Counter
1	1	0	0	NULL	No destination. Used when the HPFPP is the implied destination.
1	1	0	1	IO	Used for output I/O instructions
1	1	1	0	SR	Shift register
1	1	1	1	FLR	Flag register

8.8 IMMEDIATE DATA CONTROL BIT - RD BIT 16

Microinstructions other than Branch may use the immediate data control bit. When this bit is active, RD bits 24:31 provide the least significant eight bits into the B bus shifter. The remainder of the B source is null.

When the PSW is the destination, bits 28:31 of the S bus are captured in the Flag Register (FLR). The PSW condition code field is updated from the FLR only when the JAM option is specified in the microinstruction word.

When the destination is YD or YS, the general or scratchpad register whose number is in the YD or YS field of IR receives the S bus data. The current set is selected by bits 24:27 of the PSW. When module 1 or 2 is selected (by RD bits 6 and 7), the floating-point register specified by the YD field of IR receives the resultant floating-point data.

By specifying YDI as the destination, the YD field of IR is loaded from S bus bits 28:31. Microflags resulting from the operation are still valid in this case. YDI is also the destination for CYD&SWA, YDP1, and YDM1 E field options.

8.9 A SOURCE INSTRUCTION WORD FIELD - RD BITS 17, 18, AND 19

Refer to Table 8-6 for first operand registers. Data from the A source appears on the A bus input to the fixed-point ALU only.

TABLE 8-6 FIRST OPERAND REGISTERS (A BUS DATA)

RD BITS			MNEMONIC	MEANING
17	18	19		
0	0	0	MRO	Microregister 0
0	0	1	MR1	Microregister 1
0	1	0	MR2	Microregister 2
0	1	1	MR3	Microregister 3
1	0	0	YD or ARSYD	Register specified by YD field of IR
1	0	1	YS or ARSYS	Register specified by YS field of IR
1	1	0	SR	Shift register
1	1	1	PSW	Program status word

When module 0 is selected, use of YD or YS as a source causes the general or scratchpad register whose number is in the YD or YS field of IR to be presented to the A ALU input.

When module 1 or 2 is selected, the specified floating-point register is presented as the HPFPP first operand input.

8.10 SHIFTER INSTRUCTION WORD FIELD - RD BITS 20, 21, 22, AND 23

Refer to Table 8-7 for shifter options. The shifter alters B bus data according to the selected option. The modified data is supplied to the fixed-point ALU as second operand data.

TABLE 8-7 SHIFTER OPTIONS

RD BITS				MNEMONIC	ACTION
20	21	22	23		
0	0	0	0	-	No action - pass data unmodified.
0	0	0	1	NULLB	Force data to zero.
0	0	1	0	SLHL	Shift left halfword logical (bits 16:31) by one.
0	0	1	1	SLHA	Shift left halfword arithmetic (bits 16:31) by one.
0	1	0	0	EXB	Exchange bytes (least significant 16 bits).
0	1	0	1	EXT	Extend sign - MDR must be source.
0	1	1	0	SRHL	Shift right halfword logical (bits 16:31) by one.
0	1	1	1	SRHA	Shift right halfword arithmetic (bits 16:31) by one.
1	0	0	0	LHL	Load halfword logical.
1	0	0	1	RLL	Rotate left logical by one.
1	0	1	0	SLL	Shift left logical by one.
1	0	1	1	SLA	Shift left arithmetic by one.
1	1	0	0	EXH	Exchange halfwords.

TABLE 8-7 SHIFTER OPTIONS (Continued)

RD BITS				MNEMONIC	ACTION
20	21	22	23		
1	1	0	1	RRL	Rotate right logical by one.
1	1	1	0	SRL	Shift right logical by one.
1	1	1	1	SRA	Shift right arithmetic by one.

8.11 B SOURCE INSTRUCTION WORD FIELD - RD BITS 24, 25, 26, AND 27

Refer to Table 8-8 for second operand register options. Second operand register data is propagated onto the B bus. The data is then passed through the shifter to the ALU.

8.12 E INSTRUCTION WORD FIELD - RD BITS 28, 29, 30, AND 31

Refer to Table 8-9 for the extended field options. The extended field provides the ability to extend the function of any microinstruction without requiring the use of a second microinstruction.

TABLE 8-8 SECOND OPERAND REGISTERS

RD BITS				MNEMONIC	MEANING
24	25	26	27		
0	0	0	0	MRO	Microregister 0
0	0	0	1	MR1	Microregister 1
0	0	1	0	MR2	Microregister 2
0	0	1	1	MR3	Microregister 3
0	1	0	0	LOC	Location counter
0	1	0	1	MDR	Memory data register
0	1	1	0	MAR	Memory address register
0	1	1	1	CBUS	Data bus from modules 1 and 2

TABLE 8-8 SECOND OPERAND REGISTERS (Continued)

RD BITS				MNEMONIC	MEANING
24	25	26	27		
1	0	0	0	YD or ARSYD	Register specified by YD field of IR
1	0	0	1	YS or ARSYS	Register specified by YS field of IR
1	0	1	0	YDI	YD field of IR
1	C	1	1	YSI	YS field of IR
1	1	0	0	IO	Used for input I/O instructions
1	1	0	1	SR	Shift register
1	1	1	0	LR	Link register
1	1	1	1	LENGTH	Length in halfwords of last instruction fetched

TABLE 8-9 EXTENDED FIELD OPTIONS

RD BITS				MNEMONIC	MEANING
28	29	30	31		
0	0	0	0	-	No action
0	0	0	1	CYD&SWA	Clear YD field of IR and set wait indicator.
0	0	1	0	YDP1	Increment YD field of IR by one.
0	0	1	1	YDM1	Decrement YD field of IR by one.
0	1	0	0	I4	Increment the MAR by 4.
0	1	0	1	JAMCI	Jam carry in ALU (arithmetic mode only)
0	1	1	0	MPY	Multiply
0	1	1	1	DIV	Divide

TABLE 8-9 EXTENDED FIELD OPTIONS (Continued)

RD BITS				MNEMONIC	MEANING
28	29	30	31		
1	0	0	0	COMM	Data on S bus is gated onto the I/O bus and accepted by the communication assist unit.
1	0	0	1	YDFP	YD function field
1	0	1	0	UNNLD	Unnormalized floating-point load - defeats HPFPP normalizing logic.
1	0	1	1	RCATN	Reset console attention and CPU fail indicator.
1	1	0	0	DWSHFT	Doubleword shift
1	1	0	1	RFAULT	Reset MAT, MPE, and ALIGN errors.
1	1	1	0	LLINK	Load link register from B bus bits 20:31.
1	1	1	1	LYSI	Load YS field of IR from S bus bits 28:31.
0	1	0	0	ADRS	I/O must be destination. ADRS selects device on the I/O bus.
0	0	1	0	OC	I/O must be destination. Data on the I/O bus is command for selected device.
0	0	0	1	WD	I/O must be destination. Data on the I/O bus is character information for selected device.
0	1	0	0	ACK	I/O must be source. Interrupting device address is received.
0	0	1	0	SS	I/O must be source. The status data of a selected device is received.
0	0	0	1	RD	I/O must be source. Data is received from the selected device.

NOTE

I/O is neither a source nor a destination.

If the ARS bit is set in the RC field, all sources or destinations specifying YD or YS for module 0 or 3 operations access the alternate register set. This bit is set by the microcode assembler whenever ARSYD or ARSYS is specified in the microinstruction.

Specifying MDR as a source immediately following a memory read operation causes the processor to stop until memory data becomes available. After a fullword memory read, all 32 bits of MDR are loaded.

NOTES

EXT may be specified only if the B source is MDR.

If MDR is either the B source or the destination, EXB performs as follows:

- If MAR contains an even number, EXB occurs; otherwise, no EXB occurs.
- If MDR is specified as the destination register and MAR contains an even number, only MDR 17:23 is modified. If MAR contains an odd number, only MDR 24:31 is modified.

Unless otherwise stated, extended field options shown in Table 8-9 may not be used when I/O is specified as either a source or a destination.

The POW command causes the system clear sense line to go inactive, thereby causing the signal SCLRO to become active from the PSC. The entire system is consequently initialized.

The JAMCI option forces a carry-in of one to the least significant bit of the ALU. If the microinstruction is an add, the result on the S bus is one greater than the expected sum. If the microinstruction is a subtract, the result on the S bus is one less than the expected difference. If the microinstruction is neither add nor subtract, JAMCI has no effect.

The DWSHFT option causes SR to participate as the least significant 32 bits of the doubleword being shifted according to the B bus shifter option.

The most significant 32 bits are supplied by the specified second operand register. The doubleword shifted result replaces the contents of the specified destination register (most significant 32 bits) and the shift register (least significant 32 bits).

- When YSI is specified as the B source and LYSI is specified as the E field modifier, the YS field of the instruction register increments by one, regardless of any other microword directive.
- Any fullword memory operation specified in the MC field (i.e., PR4, DR4, PW4, DW4), when specified with YDP1 or YDM1 as E field modifiers, causes an automatic I4 (causing the MAR to increment by X'4').

8.13 YD FUNCTION FIELD (YDFF)

The YD Function Field (YDFF) is an extension of E field operations. The YDFF functions are selected by the value in the YD field of the instruction register and are enabled by code X'9' - YDFF in the E field. Refer to Table 8-10 for YDFF operations.

TABLE 8-10 YD FUNCTION FIELD OPERATIONS

YDI				MNEMONIC	FUNCTION
08	09	10	11		
0	0	0	0	LPSTD	Load Process Segment Table Descriptor
0	0	0	1	LSSTD	Load Shared Segment Table Descriptor
0	0	1	0	RMVF	Reset Memory Voltage Failure Interrupt
0	0	1	1	POW	Power Down, Initialize
0	1	0	0	REPF	Reset Early Power Fail Interrupt
0	1	0	1	RSMPE	Reset Shared Memory Early Power Fail Interrupt
0	1	1	0	SETSNGL	Set the Single-Step User Instruction Interrupt

TABLE 8-10 YD FUNCTION FIELD OPERATIONS (Continued)

YDI				MNEMONIC	FUNCTION
08	09	10	11		
0	1	1	1	RESERVED	
1	0	0	0	RESERVED	
1	0	0	1	RESERVED	
1	0	1	0	RESERVED	
1	0	1	1	RESERVED	
1	1	0	0	RESERVED	
1	1	0	1	RESERVED	
1	1	1	0	RESERVED	
1	1	1	1	RESERVED	

8.14 DATA FORMATS

All internal data paths, except those to input/output control, are 32 bits wide. The basic machine operand is consequently a 32-bit fullword. Positive fixed-point data is expressed in true binary form with a sign bit of zero. Negative fixed-point data is expressed in two's complement notation with a sign bit of one. Floating-point data is expressed as a signed magnitude fraction with a biased exponent. The quantity expressed is the product of the fraction and 16 raised to the power of the exponent. Each single-precision floating-point number requires a 32-bit fullword; 8 bits are used for the fraction sign and exponent, and 24 bits are used for the fraction. Each double-precision floating-point number requires a 64-bit doubleword; 8 bits are used for the fraction sign and exponent, and 56 bits are used for the fraction.

Binary information is represented in hexadecimal notation (base 16) for simplicity.

8.15 INSTRUCTION FORMATS

Microinstructions can be in any one of three formats designated Branch, Register-to-Register, and Register-to-Register Immediate. The instruction formats are shown in Figure 8-2.

If the L and R bits are both set and the branch conditions are met, a branch to the address specified by the contents of LR occurs, and LR is loaded with the address of the instruction following the branch instruction. This is a Branch-and-Link-Register operation.

The VJ bit enables direct-vectorized hardware interrupts when set in the branch format. If the branch conditions are not met, no branch is taken, and VJ has no effect. If the branch conditions are met and VJ is set, one of eight distinct hardware interrupt vectors can become the branch address if a machine or I/O interrupt is queued. If no interrupt is queued, VJ has no effect, nor has it any effect on the loading of LR when the L bit is set. Refer to Table 8-11 for a description of the possible interrupt vectors. Interrupts have a priority reflected in the order of the vector addresses; the interrupt with the lowest vector address takes precedence over any other queued interrupt. The floating-point fault interrupt vector can be branched to only when a floating-point fault has occurred and the microword specifies an Instruction Read (IR) and a floating-point Read Condition Code (RCC).

TABLE 8-11 HARDWARE INTERRUPT VECTORS

VECTOR ADDRESS	INTERRUPT CAUSE
07	MAC or MPE error during instruction fetch, or illegal instruction detected
08	Alignment fault - halfword or fullword
09	MAT or MPE (noncorrectable memory error)
0A	Console attention, SNGL (single instruction cycle) or PPF
0B	EPF (Early Power Fail) or SEPF (Shared Memory Early Power Fail)
0C	I/O interrupt, ATN0
0D	I/O interrupt, ATN1
0E	I/O interrupt, ATN2
0F	I/O interrupt, ATN3
18	Floating-point processor arithmetic fault

8.15.2 Register-to-Register

These instructions combine a first operand register and a second operand register. The result is copied to one or two destination registers.

The OP field specifies the fixed-point or floating-point operation to be performed. The MOD field, in formats other than branch, acts as an extension to the OP field by causing the fixed-point ALU or optional HPFPP to be selected.

The J field (JAM) causes the PSW condition code field to be updated from the FLR.

The D field selects the S bus destination register; the A field selects the A input to the ALU; and the B field selects the B bus source.

The RC field (ARS) causes the scratchpad registers to be selected when YD or YS is the source or destination for module 0.

The SHIFTER field selects the function to be performed by the B bus shifter.

8.15.3 Register-to-Register Immediate

These instructions are similar to the register-to-register format except that the second operand is taken from the least significant 8 bits of the microinstruction, known as the immediate DATA field. These 8 bits become the least significant 8 bits on the B bus. The remaining 24 bits are forced reset.

CHAPTER 9 CPU-A BOARD

9.1 INTRODUCTION

The main function of the CPU-A board is the control of the micromachine. Fixed Control Store (FCS), branch logic, interrupt support, and initialize control are contained on this board. Functional Schematics 35-816D08 should be referenced with this chapter. |

9.2 CONTROL STORE

9.2.1 Control Store Address Register (CSAR)

The CSAR provides the control store with the address of the next microinstruction to be fetched. The CSAR, a 12-bit up counter, is normally in the increment mode, addressing sequential microinstructions. When the microprogram specifies a D2, branch, calculate address (D1), or instruction read, the CSAR is loaded from its strobed 4-to-1 multiplexors (Sheet 2). The signals VSELA0, VSELB0, GDIR1A, and LDCSAR0 control the loading of the CSAR and steering for its multiplexors. Refer to Table 9-1 for the CSAR control line functions. The CSAR can be loaded from one of the four multiplexed inputs (two of which have steering of their own), or the outputs of the multiplexors can be disabled in order to load zeros on an instruction read. Refer to Figure 9-1 for a simplified block diagram of CSAR load sources. Figure 9-2 shows a flowchart which depicts the conditional loading of the CSAR. The CSAR can also be cleared to zero by System Clear (SCLR0D) for initialization.

The CSAR is loaded or incremented by the rising edge of RCLK1. When LDCSAR0 (3E4) is active, the CSAR is loaded on the rising edge of RCLK1; in all other cases it is incremented on this edge. Refer to Figure 9-3 for CSAR timing information.

TABLE 9-1 CSAR CONTROL LINE FUNCTIONS

CONTROL LINE				CSAR OPERATION
LDCSAR0	GDIR1A	VSELB0	VSELA0	
0	0	0	0	LOAD FROM LINK REGISTER
0	0	0	1	LOAD FROM RD 16-27
0	0	1	0	LOAD INTERRUPT VECTOR
0	0	1	1	LOAD DECODER ROM VECTOR
0	1	X	X	LOAD ZERO (INSTRUCTION READ)
1	X	X	X	INCREMENT CSAR




Figure 9-1 Simplified Block Diagram of CSAR Sources

1006-1




Figure 9-2 Flow Chart of CSAR Loading and Microinstruction Sequencing




Figure 9-3 CSAR Timing

9.2.2 Link Register (LR)

The 12-bit Link Register (LR) (Sheet 3) provides the microprogram with a branch and link capability. In addition, it provides a means of branching to a calculated microprogram address. In a branch and link microinstruction, the LR is unconditionally loaded with the contents of the CSAR. The LR, a 12-bit up counter, is then allowed to increment by one, pointing to the microlocation immediately following the branch and link microinstruction. Timing for a branch and link microinstruction is illustrated in Figure 9-4. When a link is specified in the microprogram, gate A93-03 (3F5) goes high (a function of RD decoding), enabling gate A92-08 (3H7) to generate Link Register Clock (LRCLK0). LRCLK0 goes active twice during a link instruction. The first active condition performs a load from the CSAR, and the second active state increments the loaded quantity by one. LRCLK0 is generated by the following term:

$$LRCLK0 = A93-03 \bullet [(RCLK0A \bullet SCLK0A) + (RCLK1 \bullet SCLK1)]$$

The low active load input to the LR, A93-06 (3H5), goes active during a register-to-register microinstruction specifying load link from the B bus via A93-05 (3H5) or a branch instruction specifying link A93-04 (3H5). Refer to Figure 9-5 for load timing. LDLR1 A88-02 (3H4) active selects the CPU-B bus on the LR's input multiplexors and also generates LRCLK0 via A92-09 at RCLK1 time. The LR can be unloaded to the B bus via the multiplexors on Sheet 7.

9.2.3 Fixed Control Store (FCS)

The Fixed Control Store (FCS) holds the processor emulator in high-speed ROM. FCS is organized as 2,048 words of 32 bits. Each 32-bit word represents one microinstruction. FCS is comprised of four 2k x 8-bit ROMs which are addressed by the CSAR.

FCS is addressed by the CSAR which is settled no later than 13 ns after the rising edge of RCLK1. The FCS ROM should be settled a maximum of 70 ns after CSAR addresses are settled. FCS is input to the ROM Data Register (RDR), which is clocked by the falling edge of RCLK1 and requires an 8 ns set-up. Figure 9-6 shows FCS timing.

1672




Figure 9-6 FCS Timing

9.2.4 ROM Data Register (RDR)

The ROM data register latches the output of control store on a microinstruction fetch and presents its outputs to the processor as the ROM Data (RD) bus. (Refer to Sheet 5 of the schematics.) The four most significant bits of the RDR (RD001-RD031) are composed of J-K flip-flops and are clocked by the falling edge of RCLK1A. The remaining 28 bits (RD041:RD311) are composed of quad-D flip-flops and are clocked by the rising edge of RCLK0. (Refer to Figure 9-6, FCS Timing.)

On an initialize, the RDR is cleared by the ROM Data Clear signal (RDCLR0). RDCLR0 is the output of a cross-coupled latch (2K7) which is set by SCLR0D (Systems Clear) and remains set, holding the RDR cleared, until the CSAR increments to X'004'. RDCLR0 is reset when CSAR290 goes active.

9.2.5 Decoder ROM (DROM) and Privileged/Illegal ROM (PILROM)

The DROM and PILROM provide the hardware with the calculate address (D1, D2), privileged and illegal instruction vector addressing for the Processor Emulator (05-090). Listings for the DROM and PILROM (and the format ROM on the CPU-D board) appear in the microprogram listing (05-090A13). Refer to Table 9-2 for an explanation of this data.

The DROM is organized as 512 words of 12 bits each and consists of three 512k x 4-bit high-speed ROMs (Sheet 7). The DROM is addressed by the 8-bit op-code field of the instruction register (IRO00-IRO70), located on the CPU-D board, and provides the D1 or D2 vector address to the CSAR multiplexor. FDIR1 (3E8) (decoded instruction read flip-flop) goes active on the first clock of an instruction fetch and is used as the most significant address of the DROM. When FDIR1 is active, D1 is selected; when inactive, the DROM outputs the D2 vector address.

TABLE 9-2 LISTING INFORMATION FOR DROM, PILL ROMS AND FORMAT ROM

Refer to the listing of the Processor Emulator (05-090A13).

ADDRESS	DATA	DESCRIPTION
08NN	0000 XYYY	PILL, D1 VECTOR
09NN	0000 ZWWW	Format, D2 VECTOR

where: NN = IRO01 - IRO71, the 8-bit op-code field of the instruction register.

X = PRIV1, COMILL1, and FLTILL1, respectively, the output of the PILL ROM (see Note) in hexadecimal.

YYY = DD201 - DD311, the output of the decoder ROM's D1 vector in hexadecimal.

WWW = DD201 - DD311, the output of the decoder ROM's D2 vector in hexadecimal.

Z = RX1, RI20, RXX1, and RR1, respectively, the output of the CPU-D format ROM in hexadecimal.

NOTE

The listing (05-090A13) represents the 19-188F27 PILROM, for a WCS equipped CPU-A board in a Model 3230 only. A Model XXXX CPU-A board, however, is

equipped with the 19-188F25 PILL ROM which has the following differences underlined:

08E5	0000	<u>43B5</u>	<u>I LEG</u>
08E8	000C	<u>43B7</u>	<u>I LEG</u>
08E9	0000	<u>43B3</u>	<u>I LEG</u>

The PILROM is addressed by the op-code field of the instruction register and its outputs are tested at D1 time (FDIR1 active) to determine whether the instruction is a privileged or illegal operation. Refer to Sheets 3 and 7 of the schematics. Having passed all prior interrupt tests, the CSAR, at D1 time, is conditioned to load the D1 vector address, (i.e., LDCSAR0-active; VSELAO, VSELRO, and LDIR1A-inactive) unless one of the conditions listed in Table 9-3 causes an illegal fault. In the latter case, VSELAO goes active and the CSAR is loaded from the priority interrupt encoder input. The priority interrupt encoder is jammed to X'007' by FDIR1 (Sheet 13), the illegal fault microprogram location.

TABLE 9-3 ILLEGAL FAULT CONDITIONS

Base Algorithm for VSELAO at D1 time

VSELAO = FDIR1 • [COMILL1 + FDIR1 • PRIV1 • PSW231 + FLTILL • (FPP1 + FPP1 • PSW131) + MATMPEO]

EXPLANATION OF FAULT CONDITIONS

FAULT CONDITION	REASON
FDIR1 • COMILL1	Illegal Instruction
FDIR1 • PRIV1 • PSW231	Privileged Instruction
FDIR1 • FLTILL1 • <u>FPP1</u>	Illegal Floating-Point Instruction (HPFPP not equipped)
FDIR1 • FLTILL1 • FPP1 • PSW131	Privileged Floating-Point Instruction
FDIR1 • MATMPEO	Machine Malfunction

9.3 BRANCH LOGIC

The branch logic provides 16 testable conditions for microprogram decisions. These conditions are input to four 4-to-1 multiplexors with RD071 and RD081 controlling their select lines, breaking the conditions down into four groups of four conditions each (see Sheet 6). Furthermore, the outputs of the multiplexors are NORed, which allows more than one condition to be tested at a time by enabling or disabling individual multiplexors. Refer to Table 9-4, which shows the grouping of conditions and the controlling RD bits. A branch microinstruction begins with RD041 and RD051 active, causing BRANCH0 and its complement BRANCH1 to become active (see Sheet 3). The four multiplexor outputs are NORed with BRANCH0 to cause True Branch (TBRCH0) active when the selected condition(s) are true. RD061 determines whether a true branch (RD061 inactive) or a false branch (RD061 active) condition is specified. Load CSAR (LDCSAR0) is used to load the CSAR with the branch address. LDCSAR0 goes active on a branch by the following algorithms:

$$\begin{aligned} \text{LDCSAR0} &= \text{TBRCH1} + \text{FBRCH1} \\ \text{True branch TBRCH1} &= \text{TBRCH0} \cdot \overline{\text{RD060}} \cdot \text{BRANCH1} \\ \text{False branch FBRCH1} &= \text{TBRCH0} \cdot \text{RD061} \end{aligned}$$

Vector selects A and B (VSEL A0 and VSEL B0), used to steer the CSAR input multiplexor, are affected by the following algorithms during a branch:

$$\begin{aligned} \text{VSELB0} &= \text{BRANCH1} \cdot \text{GBRCH1} \cdot \overline{\text{RD131}} \cdot \text{INT1} \\ \text{GBRCH1} &= \text{TBRCH1} + \text{FBRCH1} \\ \text{VSELA0} &= \overline{\text{RD131}} \cdot \text{INT1} \cdot \text{RD150} \cdot (\text{RD060} \cdot \text{TBRCH1} \cdot \text{BRANCH1} + \text{TBRCH0} \cdot \text{RD061}) \end{aligned}$$

A conditional return is specified during a branch when RD150 is active, which causes VSELA0 to be low. An Interrupt Vector Jam Enable (IVJE) may also be specified with a branch and is represented above as $\overline{\text{RD131}} \cdot \text{INT1}$, IVJE inactive. IVJE is explained in Section 9.4.

TABLE 9-4 BRANCH CONDITION GROUPS

	RD 061	RD 071	RD 081	RD 091	RD 101	RD 111	RD 121	CONDITION	DESCRIPTION
	0							BT	Branch True
	1							BF	Branch False
Group 1		0 0	1		1			C	Carry Flag
					1			V	Overflow Flag
						1		G	Greater Than Flag
							1	L	Less Than Flag
Group 2		0 1	1		1			PPF	Primary Power Fail Interrupt
					1			MAT	Memory Address Translator Interrupt
						1		MPE	Noncorrectable Memory Error Interrupt
							1	CATN	Console Attention Interrupt
Group 3		1 0	1		1			INT	Priority Encoder Interrupt Pending
					1			MASK	User Branch
						1		MVF	Memory Voltage Failure
							1	HW	I/O Halfword Signal
Group 4		1 1	1		1			COMM	Communications Option Strap
					1			EEF	Early Power Fail Interrupt
						1		FPP	Floating-Point Processor Strap
							1	YDC	Carry-out from YD Register

9.4 INTERRUPT SUPPORT

9.4.1 Priority Interrupt Encoder (PIE)

The Priority Interrupt Encoder (PIE) provides the microprograms with the means of handling interrupts in the order of their priority. Inputs provide 11 possible conditions. The PIE generates the vector address for the highest priority interrupt pending (if enabled) and jams the interrupt line (INT1) active (8H8). Refer to Table 9-5 for a listing of interrupt priorities and their resulting vector addresses. At calculate address time (D1 time), FDIR1 goes active and disables the priority encoder, jamming its output to X'007' which is used for the illegal fault vector.

External interrupts (ATN00-ATN30) are masked by certain PSW bits. Refer to Table 9-6 for external interrupt masking. A 256 x 4-bit ROM decodes the PSW mask bits and outputs external interrupt enable lines (8D6). A listing for the external interrupt mask ROM appears in Table 9-7.

TABLE 9-5 INTERRUPT PRIORITIES

INTERRUPTS (IN ORDER OF PRICRITY)	ACTIVE SIGNAL	MASK	ENTRY TO INTERRUPT SERVICE TABLE	ENTRY TO ILLEGAL FAULT SERVICE
Alignment Fault	ALGN0	None	008	Disabled
Noncorrectable Memory Error	FNCEO	PSW21	009	007
Memory Address Translator Fault	MATO			
Primary Power Fail	FPPF1	None	00A	Disabled
Console Attention	CATNO			
Single Step	SNGLO			
Early Power Fail	FEPF1	PSW18	00B	
External Interrupt Level 0	ATN00	See Table 9-7	00C	
External Interrupt Level 1	ATN10		00D	
External Interrupt Level 2	ATN20		00E	
External Interrupt Level 3	ATN30		00F	
Illegal Instruction	COMILL1	None	Disabled	007
Privileged Instruction	PRIV1	PSW23		
Floating-Point Instruction	FLTILL1	PSW13		
Floating-Point Processor Arithmetic Fault	FPPFLT0	See Note	018	Disabled

NOTE

FPPFLT0 is enabled by an Instruction Read (IR) and Read Condition Code (RCC) from the HPFPP.

TABLE 9-6 EXTERNAL INTERRUPT MASKING

PSW BITS	
17	20
0	0
0	1
1	0
1	1

All Levels Disabled
 Higher Levels Enabled
 All Levels Enabled
 Current and Higher Levels Enabled

where the current level is a function of the currently active register set.

PSW BITS					EXTERNAL INTERRUPT ENABLED			
17	20	25	26	27	LEVEL 0	LEVEL 1	LEVEL 2	LEVEL 3
0	0	X	X	X	NO	NO	NO	NO
0	1	0	0	0	NO	NO	NO	NO
0	1	0	0	1	YES	NO	NO	NO
0	1	0	1	0	YES	YES	NO	NO
0	1	0	1	1	YES	YES	YES	NO
0	1	1	0	0	YES	YES	YES	YES
0	1	1	0	1	YES	YES	YES	YES
0	1	1	1	0	YES	YES	YES	YES
0	1	1	1	1	YES	YES	YES	YES
1	0	X	X	X	YES	YES	YES	YES
1	1	0	0	0	YES	NO	NO	NO
1	1	0	0	1	YES	YES	NO	NO
1	1	0	1	0	YES	YES	YES	NO
1	1	0	1	1	YES	YES	YES	YES
1	1	1	0	0	YES	YES	YES	YES
1	1	1	0	1	YES	YES	YES	YES
1	1	1	1	0	YES	YES	YES	YES
1	1	1	1	1	YES	YES	YES	YES

X = Don't Care

TABLE 9-7 LISTING FOR ROM IC 19-142F44 EXTERNAL INTERRUPT MASK ROM


ADDRESS	DATA	ADDRESS	DATA	ADDRESS	DATA
00	0	10	F	20) ● } ● } FF)	Not used, should be zero
01	0	11	F		
02	0	12	F		
03	0	13	F		
04	0	14	F		
05	0	15	F		
06	0	16	F		
07	0	17	F		
08	0	18	8		
09	8	19	C		
0A	C	1A	E		
0B	E	1B	F		
0C	F	1C	F		
0D	F	1D	F		
0E	F	1E	F		
0F	F	1F	F		

All data in hexadecimal

9.4.2 Interrupt Vector Jam Enable (IVJE)

The IVJE logic provides the microprogram with a conditional vectored branch capability for interrupt handling. The microprogram can enable the IVJE logic with a branch IVJE microinstruction. A branch microinstruction enables IVJE by setting RD151. In this case, a 2-way branch is possible. If the branch condition is satisfied (GBRCH1 active), and INT1 (interrupt) is active, the CSAR loads from the priority interrupt encoder and a branch is taken to the Interrupt Service Table, X'008-00F', (refer to Figure 9-2). If the branch condition is satisfied and INT1 is not active, the CSAR loads the RD branch address (Sheet 2). If the branch condition is not satisfied, the CSAR does not load (LDCSAR0-inactive, 3E5), INT1 is ignored, and the CSAR increments to the next sequential microprogram address. An instruction read microinstruction enables IVJE automatically. INT1 active jams GDIR1 and GDIR1A inactive, aborting the Instruction Read; the CSAR loads from the priority interrupt encoder causing a branch to the Interrupt Service Table. If INT1 is inactive, GDIR1 and GDIR1A go active, beginning an Instruction Read.

Branch IVJE and IR may be specified in the same microinstruction. Refer to Figure 9-7 for an example of this condition.



CONTROL LINE		INT1	GBRCH1	TRBRCH1	LDCSAR0	VSELA0	VSELB0	GDIR1(A)
		A	A	A	A	A	N	N
		N	A	A	A	N	A	N
		A	N	N	A	A	N	N
		N	N	N	A	X	X	A

A = ACTIVE
 N = NOT ACTIVE
 X = DON'T CARE

NOTE: THIS EXAMPLE IS EXTRACTED FROM THE PROCESS EMULATOR - 05-090.

Figure 9-7 Example of a Branch with IVJE and IR

9.5 INITIALIZE CONTROL CIRCUITRY (ICC) THEORY OF OPERATION

9.5.1 General

The ICC is located on the CPU-A board and is responsible for the following three interface and control functions:

1. Receipt of power supply generated power fail detect signal (PFDT0) and coordination of system clear signal (SCLR0) during power-up and power-down of the system.

2. Receipt of microcode generated shutdown signal (POW0) and coordination of SCLR0 during an initialize sequence.
3. Generation of a latched memory voltage fault signal (MVF1) in response to reestablishment of the memory voltage (P5U) supply.

The logic circuits found in the ICC are implemented using quad-comparator (19-190) and transistor logic, which allows the ICC to operate with supply voltages (P5 and P5U) as low as 2.5 VDC. The logic block diagram for the ICC is presented in Figure 9-8. This diagram is a close functional approximation of the ICC schematic appearing in Sheet 9 of Functional Schematic 35-798D08 (CPU schematic). The following description of operation is referenced to the logic block diagram.

9.5.2 Description of DC Power-On Control Sequence

Initially, with all system DC voltages down, relay K1 is depowered and a set of normally open contacts clamps SCLR0 to ground potential. Before the power supply starts to build up the P5U voltage, a logic low is applied to PFDT0 and this active signal is maintained until the P5 voltage is fully established. This occurs approximately 800 milliseconds after the consolette mounted key switch is set in the ON (or LOCK) position. At this time, the power supply drives the PFDT0 input inactive, which provides an enabling input to gate 4 after propagating through a 600 millisecond time delay (T.D.2). During the power-on sequence, the POW0 input from the microcode comes up in the inactive state and this signal provides the second enabling input to gate 4 after propagating through a 350 millisecond time delay (T.D.1). The other two enabling inputs to Gate 4 are present when both the P5 and P5U system voltages are above 4.0 VDC. When the input enabling conditions to Gate 4 are met, K1 relay coil is energized through power driver Gate 5 and SCLR0 is driven inactive by the attached pull-up resistor. A relay debounce circuit, consisting of cross-tied power gates across the normally open and normally closed contacts of K1, ensures that the SCLR0 signal remains clean (no multiple edges) during making and breaking of the K1 relay contacts.




Figure 9-8 Initialize Control Circuit Logic/Block Diagram

9.5.3 Description of Initialize Control Sequence

If the CPU detects a request for initialize while it is running; i.e., SCLR0 is inactive, the microcode issues an active POW0 signal after completing its initialize routines. This removes one of the enabling input signals to Gate 4 which causes K1 to de-energize and drive SCLR0 into the active state. The POW0 signal from the microcode is driven inactive once SCLR0 is changed to the active state. With POW0 inactive, Gate 1 provides the missing enabling input to Gate 4 after a propagation delay of 350 milliseconds through T.D.1. In turn, Gates 4 and 5 outputs result in the K1 relay coil being energized and SCLR0 is returned to the inactive state.

9.5.4 Description of DC Power-Down Control Sequence

Initially, with the CPU operating normally and SCLR0 inactive, the power supply will notify the ICC of an imminent DC power-down condition by driving PFDT0 active. This signal is then applied to the CPU through buffer Gate 3 (BPFDT0) and initiates a CPU shutdown sequence; i.e., shutdown of software and subsequent

microcode shutdown. Upon completion of microcode shutdown, the microcode (approximately 1 millisecond after receiving BPFDT0) drives POW0 active. This removes one of the enabling input signals to Gate 4, which causes K1 to de-energize and drive SCLR0 into the active state. Concurrent to the CPU shutdown path initiated by BPFDT0, the ICC starts a backup time-out through T.D.2. If after 4 milliseconds POW0 is not driven active, Gate 4 receives a disabling input from T.D.2, which also results in SCLR0 being driven active.

9.5.5 Memory Voltage Fault Latching

During a CPU restart sequence, the CPU requires notification of a memory voltage fault; i.e., the memory voltage decayed to 0 prior to the restart, indicating a dropout of the battery backup for P5U. During the DC power-on control sequence, if the P5U is reestablished, the ICC Memory Voltage Reset Sensing circuit sets the Memory Voltage Fault (MVF) latch. After SCLR0 is driven inactive, the MVF1 signal is interrogated by the microcode. If MVF1 is active, the microcode initiates a cold start and after completion of the cold start, issues a MVF latch reset signal by driving the RMVF1 line active for 1.4 milliseconds. If the MVF1 signal is inactive during a CPU restart, no RMVF1 signal is generated by the microcode.

9.5.6 Block Diagram Correspondence to Schematic Components

This section provides a correlation between the active (I.C. or semiconductor) schematic components and the functions (gates, time delays, and sensing circuits) depicting on the Logic/Block diagram.

- Gate 1: A118-02
- T.D.1: A118-01
- $P5 \geq 4V$ SENSING: D9
- $P5U \leq 4V$ SENSING: D6
- Gate 4: A118-14, A119-14
- Gate 2: A119-13
- Gate 3: A119-02
- T.D.2: A119-14
- Gate 5: Q3, Q2
- RELAY DEBOUNCE CIRCUIT: A117
- MEMORY VOLTAGE RESET SENSING and MVF LATCH: A119-01
- Gate 6: Q1, D2

9.6 TEST AID

A Test Aid is provided on the CPU-A board which gives the customer engineer or technician the means for halting the microprogram or a SYNC pulse for troubleshooting. (Refer to Sheet 10 of the schematics.)

The Test Aid provides four switch selectable methods of halting the processor. The 16 DIP switches in the connector 5 location of the CPU-A board enable the four match conditions, as well as providing an input for the microaddress match/SYNC. A chart is provided at schematic location 15H1 which shows the switch functions. The external trap (EXTRAP0) condition is enabled by placing switch 1 in the ON position. Its input must be settled 20 ns before the falling edge of CLK1.

The second DIP switch causes the processor to halt whenever a MAT or MPE is active. This is to provide a convenient memory fault or memory access fault trap. The single switch (switch 3) places the microprocessor in the single-step mode. In this mode, one microinstruction is executed each time the ADVANCE switch located on the CPU-D board is depressed.

The fourth switch enables the CSAR address match condition. Switches 5-8 and 1-8 on the right-hand DIP provide the address match information.

Any of the previously mentioned conditions, when enabled, cause TRAP0 to go active, signaling the CPU-D to halt clocks.

The SYNC (SYN0) output goes active when the match switches and the CSAR outputs are the same and RCLK0 is inactive, providing a low active pulse at the beginning of the selected microinstruction. This pulse may be used as SYNC input to an oscilloscope or logic analyzer.

9.7 MNEMONICS

The following is a list of mnemonics found on the CPU-A board. The meaning and the 35-816D08 schematic source of each signal are provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
AENHO	"A" enable high - used by CPU-B to control the most significant 16 bits of the A bus	8E4
AENLO	"A" enable low - used by CPU-B to control the least significant 16 bits of the A bus	8E5

MNEMONIC	MEANING	SCHEMATIC LOCATION
ALGNO	Alignment error signal from CPU-D that indicates an alignment fault has been detected	8A9
APSW281:311	Auxiliary PSW bits 28:31 - used by the branch logic to determine user mask match	6G8
ATN000:030	I/O attention lines - these are the four levels of I/O interrupts from the multiplexor bus.	8A7
B161:311	B bus bits 16:31 - B bus source data from the CPU-A	Sheet 7
BRANCHO	Branch decoded from RD bits	3E4
BSTKSO	RD decoded output for the B stack latch on the CPU-B	8N4
CATN1	Console attention interrupt from the System Control Panel	6F4
CCATNO	RD decoded clear console attention	7J3
CL070	Control line 7 - early indication of pending power failure provided for I/O devices	9F4
CLK1A	System clock net for CPU-A from the CPU-D board	7A2
CLKCC0	Clock condition code - used by the CPU-A to load the auxiliary condition code	6D9
CLKPSW0	Clock PSW - clock decoded by RD to load the PSW	8E3
COMILL1	Communication illegal - defines communication instructions option as being illegal	7F9, 10K9
COMM1	Strap option to allow the communication instruction package	6J2
CSAR200:310	Control store address register bits 20:31 - used to select words in control store	Sheet 2

MNEMONIC	MEANING	SCHEMATIC LOCATION
DCLKO	Destination clock - clock used to load registers	7E4
DD201:311	Decoder read-only-memory data - data used to vector to instruction emulation routine	Sheet 7
DEXBO	RD decoded exchange byte for the CPU-C board	8N1
DEXTO	RD decoded sign extension - signal to CPU-C to perform sign extension on the MDR source	8E1
DFTENO	RD decoded double-precision floating-point enable - optional High Performance Floating-Point Processor is conditioned for a double-precision operation.	8N9
DIRO	RD decoded instruction read - used to initiate instruction fetch and calculate address	3B5
DISAO	Disable A source data - generated on the CPU-D board during calculate address to inhibit data from the general register selected by the Y5 or X2 fields	8B5
DISBO	Disable B source data - generated on the CPU-D board during calculate address to inhibit data from the B source MDR	8J3
DIVO	RD decoded fixed-point divide operation	7J3
DSTOPO	Destination stop - inhibits the generation of destination clocks	7B4
DWSHFTO	RD decoded doubleword shift - provides 64-bit shift capability	7L8
ENBO	Enable CPU-A board B bus sources	7L8
ENBSO	Enable B source data on the CPU-B board - gates bits 0:15 of the shift register or zeros onto the B bus	7L8

MNEMONIC	MEANING	SCHEMATIC LOCATION
ENCSAR1	Enable control store address register - allows the CSAR to count up by one on each RCLK	2B5
EXTRAP0	External trap - test feature provided to allow an external function to cause the microprocessor to halt when the external event occurs	10C9
FCATN1	Flip-flop set side output of console attention	6H5
FDIRO	Flip-flop reset side output of gated decoded instruction read - set first clock after DIR if branch is not valid	3E8
FEPF1	Flip-flop set output of early power fail detections	9H1
FLR281:311	Output of the flag register used to be directly tested by the microcode or to be loaded into the auxiliary PSW	Sheet 6
FLTILL1	Floating-point instructions are illegal - Privileged/Illegal read-only-memory output that can force vector to illegal instruction	7G9
FNCEO	Flip-flop reset output from CPU-D board which indicates that a double-bit error has occurred in local memory	6B2
FPPFLTO	Floating-point processor fault - indicates an arithmetic fault interrupt from the high performance floating-point processor	8A9
FPPFO	Output of the primary power failure flip-flop - the signal causes a testable branch condition to become valid, causing the microprogram to shut down.	9H1

MNEMONIC	MEANING	SCHEMATIC LOCATION
FPP1	Strap option on the CPU-A that, depending on how it is strapped, indicates the presence, or lack of presence, of the high-speed floating-point processor	6H5
FSCATNO	Output of latch used to synchronize the console attention interrupt to the system clocks	6G3
FSMPEO	Output of latch used to delay the receipt of the double-bit error indication from the CPU-D	5G2
FSPPF0	Output of latch used to delay the branch testability of the primary power failure flip-flop	6G2
GBRCH1	Gated branch - this signal indicates that a branch occurs, regardless of whether it is a true or false branch.	6R3
GDIRO	Gated decoded instruction read - signal provided for the CPU-D board to indicate the start of an instruction fetch. Consists of RD decoded IR and branch not valid.	3E7
GFLR291	Gated flag register bit 29 - flag register bit 29 (overflow) is ORed with the false SYNC timeout of the I/O system.	8N1
GMVFO	GMVFO indicates, if NCEO is also active, that nonpresent memory has been accessed.	6R6
GRD091:111	Gated RD bits that control the type of operation to be performed by the fixed-point ALU. When floating-point operations are specified in the microinstruction, the ALU is forced into a load B operation. When the calculate address logic disables the B source, the ALU is forced into a load A operation.	8N2
GSNGLO	Gated single - the single cycle flip-flop output is gated by decoded instruction read.	6F5

MNEMONIC	MEANING	SCHEMATIC LOCATION
HWO	Halfword I/O signal - when this signal is low, the currently selected I/O device provides for halfword data paths.	6B6
INT1	Interrupt pending - this signal is used by the CSAR control logic to force pending interrupt service.	8H8
IRO00-IR070	Instruction register bits 0:7 - this is the user-level operation code portion of the Instruction Register. The DROM uses the op-code for vector address data.	7A8
JAMCIO	Jam carry-in to the ALU on CPU-B board	7K3
LDCSAFO	Load the control store address register - the outputs of the CSAR multiplexors are loaded into the CSAR on the leading edge of RCLK.	3E5
LDIOO	RD decoded load I/O - used to disable E field decoding during I/O operations	8E2
LDLRO	RD decoding of load link register - data in the B bus is loaded into the CSAR on the trailing edge of DCLK.	7J4
LFLRO	RD decoding of load flag register - signal generated by the CPU-B enables the flag register to load from the S bus.	8E3
LR201-LR311	Link register bits 20:31	Sheet 3
LRCLKO	Link register clock - used to load and increment the link register	3J7
LSRO	RD decoded load shift register - the shift register on the CPU-B is the destination and is loaded with the data on the S bus.	8D2

MNEMONIC	MEANING	SCHEMATIC LOCATION
MATO	Signal supplied by the CPU-C board that indicates a MAT interrupt	6G3
MATMPEO	Logical OR of MAT interrupt and noncorrectable error interrupt - used to force interrupt vector	8E9
MAT201-MAT311	Test aid match data switches used to select CSAR address match	Sheet 10
MEXTC	Match external switch - allows the stopping of the microprogram because of an external event	10C8
MPYO	RD decoding of the E field specifying a multiply operation	7J3
MSK1	Branch mask valid - the ANDing of the PSW condition code and the YD field of IR has been satisfied. User instruction branch takes place.	6L7
MSNGLO	Test aid switch that allows the microprogram to be advanced one step at a time. Actual stepping is done on the CPU-D board.	10C8
MVF1	Memory voltage failure - this signal indicates that the Memory Voltage (P5U) went out of regulation (memory data is unreliable).	11B6, 9S9
PFDT0	Power failure detected - caused by the power supply, INITIALIZE switch, or KEY switch. This signal causes the eventual shut-down of the processor.	9C8
POWC	RD decoding of the E and YDFF, indicating a command to power-down the processor	8N8
PRIV1	Privileged instruction op-code is contained in the instruction register. This is an output of the PILROM.	7F9
PSW131:271	Program status word bits 13:27	Sheets 3,8

MNEMONIC	MEANING	SCHEMATIC LOCATION
RCATNO	Reset console attention - part of the HALT/RUN switch on the System Control Panel. Controls console attention interrupt.	6B5
RCLKO	System clock that is allowed only when RSTOP is inactive - used to advance CSAR, load RD register, etc.	7D3
RD001:311	RD register data output bits 0:31 - this data represents the micro-instruction word.	Sheet 5
RDCLRO	RD register clear	2L9
REPFO	Reset early power fail interrupt	8M6
RSMINTO	Reset shared memory early power fail interrupt	8M7
RSTOPO	ROM stop - used to inhibit system clocks when necessary to prevent the incrementing or loading of the CSAR and RDR	7B2
SCATNO	Set console attention - part of the HALT/RUN switch on the System Control Panel. This controls the console attention interrupts.	6B5
SCLK1	Skewed system clock - this clock is delayed by 50 ns from the regular clock.	7B5
SCLRO	Systems clear - resets the processor and all devices	9M7
SETSNGL0	Set single step - active low causes the single-step user instruction flop to be set.	8M7
SFTENO	Single-precision floating-point operation enabled	8J3
SHO	Shift - generated by the CPU-B board - disables the A bus multiplexor during multiply operations when a shift only is required	8B5
SMINTO	Shared memory early power fail interrupt	8M5

MNEMONIC	MEANING	SCHEMATIC LOCATION
SNGLO SNGL1A	Signals from the single switch on the System Control Panel - these signals cause the micro-program to cycle each user instruction and halt until HALT/RUN is depressed.	6B4 3B9
SR00:10	Shift register control signals - these signals are generated for the CPU-B to control shift register operations (load, shift right, shift left).	8E3
SRD001:311	Source RD bits 00:31 - these are control store output signals that set or reset RD bits.	Sheet 4
SV0	Set overflow - generated by the I/O control logic on the CPU-D when a false SYNC timeout occurs.	8G2
SWA0	Set wait - decoded from the E field portion of the micro-instruction	7J2
SYNO	SYNC - test point which is activated each time a system clock occurs during the selected CSAR address match	10K5
TBRCHO	True branch - indicates the specified branch condition has been met	6R2
TRAP0	Trap - test aid signal indicating that the selected match function has been found. The CPU-D causes an RSTOP to occur when Trap is active.	10K6
ULLRO	Unload link register - RD decoding of the link register as a source	7K6
ULSRO	Unload shift register - RD decoding of the shift register as a source; supplied to the CPU-B	7J6
UNNLDO	Unnormalized load - E field decoding of unnormalized load. The normalizing logic of the HPPFP is disabled.	7J3

MNEMONIC	MEANING	SCHEMATIC LOCATION
UPSWO	Unload program status word	8D4
VECT01:31	Vector jam data lines - these lines are loaded into the least significant four address lines of the CSAR for interrupt service.	Sheets 2,3
VSELAO VSELBO	Data select lines on the 4:1 multiplexors that determine the source of data to be loaded into the CSAR	3L2 2B1
WAITO	This signal is generated by the CYD&SWA E field option. When active, the WAIT indicator on the System Control Panel is illuminated.	9M1
YD081:111	YD field of the instruction register - the YD field selects one of 16 general registers, normally used for a user instruction destination.	Sheet 6
YDC1	YD field carry - this signal indicates that the YD field is equal to X'F'.	6K5
YDFENO	YD function enable - low active enables the YD function field decoder.	7J3

CHAPTER 10 CPU-B BOARD

10.1 INTRODUCTION

The CPU-B board contains the main Arithmetic Logic Unit (ALU), the register stack, the Program Status Word (PSW) register, the Flag Register (FLR), and a 32-bit Shift Register (SR). Logic is also located on this board to perform fixed-point multiply, divide, and shift operations.

All of the above functions are described in this chapter. The functional schematics for the CPU-B board, 35-768D08, should be used as a reference for this chapter.

10.2 INTERNAL PROCESSOR BUSES

Within the CPU, data is transferred between the various registers of the processor over three distinct 32-bit buses. These are identified as the A bus, the B bus, and the S bus.

Data from the source registers, specified by the microprogram, is gated onto the A and B buses and presented to the B and A inputs of the ALU, respectively. The ALU, in turn, performs the operation specified by the microprogram. The result of that operation is formed at the outputs of the ALU and is called the S bus. Data on the S bus is loaded into the indicated destination register. The A and B buses are high impedance buses formed by devices with 3-state outputs. The only source on the S bus is the output of the ALU and is, therefore, driven by totem pole devices.

10.3 ARITHMETIC LOGIC UNIT (ALU)

The ALU section comprises a 32-bit parallel arithmetic/logic network using a fast look-ahead carry. The arithmetic or logical result, performed by the ALU network, is formed on the 32-bit S bus. Refer to the table on Sheet 14 of the functional schematics for information concerning the logical level of the select and mode inputs to the ALU integrated circuits for the functions used. Each ALU function used is described in the following paragraphs. All gate references are to the arbitrary labels on Figure 10-1.




Figure 10-1 Least Significant ALU Stage

10.3.1 AND

The AND function, produced by the AND microinstruction, conditions the ALU to logically AND each bit from the output of the B bus shifter with the output of the A bus multiplexor. In this mode, the output equation for gate 5 is $(B_0 \cdot A_0)$ and the output equation for gate 6 is (A_0) . The simplified expression for the output from gate 7 is $(A_0 \cdot B_0)$. Since gate 8 is disabled by the M1 input to the ALU, its output is high, causing the output from gate 9 to be defined by the same equation as the output from gate 7, the AND function.

10.3.2 OR

The OR microinstruction causes each bit from the output of the B bus shifter to be logically ORed with the corresponding bit from the gated output of the A bus multiplexor. Gate 5 produces a low because of the complementary B_0 inputs. The outputs equation for gates 6 and 7 is $(A_0 + B_0)$ which corresponds to the $\overline{F_0}$ output from gate 9.

10.3.3 Exclusive-OR

The Exclusive-OR microinstruction produces a logical low at the S bus if the corresponding bits from the output of the B bus shifter with the output of the A bus multiplexor are at different logic levels. The expressions for the outputs from gates 5 and

6 are $(A_0 \cdot B_0)$ and $(A_0 \oplus B_0)$, respectively. The function of the output from gate 7 is, therefore, $A_0 \overline{B_0} + \overline{A_0} B_0$, the Exclusive-OR function. Since the output from gate 8 is again high, $\overline{F_0}$ is the same as the output from gate 7.

10.3.4 Add

The ALU is conditioned to the Add mode, an Add microinstruction. Note that with the exception of the M1 control line, Add is the same as Exclusive-OR. The M1 control line enables the Carry network internal to the ALU device so that the output from gate 8 is CN. The function, F_0 , now becomes $CN (A_0 \oplus B_0) + CN (A_0 \oplus B_0)$. Figure 10-1 shows only the least significant stage of the 19-067 4-bit ALU. The next three stages are identical except for the internally propagated carry.

10.3.5 Subtract

The Subtract function produced by the 4-bit ALU device is $A - B - 1$. For this reason, the carry-in to the least significant stage is inverted by the Exclusive-OR gate (14C1) on a Subtract microinstruction. The output equation for gate 5 is $(A_0 \cdot B_0)$ and the equation for gate 6 is $(A_0 + \overline{B_0})$. Gate 7 produces a high output when the equation $(A_0 \cdot B_0 + A_0 \overline{B_0})$ is satisfied. The output function, $\overline{F_0} = CN (A_0 \overline{B_0}) + \overline{CN} (A_0 \oplus B_0)$, yields $A - B$.

10.3.6 Load B

For the Load B operation, the ALU is conditioned to the $F=A$ mode since the B bus shifter is tied to the A input to the ALU. In this mode, gates 1, 2, 3, and 4 are enabled by S01, S11, S21, and S31, respectively, and gate 8 is disabled by M1. Since both gates 1 and 2 are enabled, at least one of their outputs is high, producing a low at the output from gate 5. The state of gate 6 is the inverse of $\overline{A_0}$. If $\overline{A_0}$ is low, the output of gate 7 is high and the output of gate 8 is low ($\overline{F_0}$). For $\overline{A_0}$ high, the inverse is true at each stage, causing $\overline{F_0}$ to also be high. Therefore, in this mode, the state of $\overline{F_0}$ is the same as the state of $\overline{A_0}$, independent of the $\overline{B_0}$ input. The state of the gated B bus is passed, unmodified, to the S bus.

10.3.7 Load A

During a Load A, the ALU is conditioned to the $F=B$ mode since the A bus is tied to the B inputs to the ALU. In this mode, gates 1 and 3 are disabled, gates 2 and 4 are enabled, and gate 8 is disabled by M1. If the $\overline{B_0}$ input is low, the output of gate 5 is low and the output of gate 6 is high, causing two highs at the inputs to gate 9 and a low at $\overline{F_0}$. When $\overline{B_0}$ is high, the inputs to gate 7 are equal (both low if A_0 is high or both high if $\overline{A_0}$ is low), causing $\overline{F_0}$ to follow $\overline{B_0}$.

10.4 REGISTERS

10.4.1 Register Stack

The 8 sets of 16 user general registers, 4 microregisters used by the microprogram, and the 16 auxiliary registers used for interruptible instructions are all located in the register stack (Sheets 8, 9, 10, and 11).

The register stack is actually comprised of two separate stacks with common inputs and independent outputs forming a dual output port stack. Any of the registers may be accessed on the A stack, independent of the register specified on the B stack. Since the inputs to the A stack and B stack are common, the corresponding registers in each half contain identical information.

Data inputs to the register stack (DIN000-DIN310) are generated from 2:1 multiplexors (Sheets 8 and 9). In the normal mode, these multiplexors are conditioned to select the S bus data. The only exception to this is during a divide operation. (Refer to Section 10.6.) The outputs of the register stack are stored by transparent octal latches. During the read mode, READOA and READOB inactive (6H5), these latches are in the transparent mode. The outputs follow the inputs. When READO goes active, the data present at the inputs becomes latched. (Refer to Figure 10-2.)

1394




Figure 10-2 Register Stack Timing

The address and chip select inputs to the register stack are generated on Sheets 6 and 7 of the functional schematics. The functions are decoded separately during the read and write portions of the cycle using AND/NOR gates, so that different

registers within the stack may be accessed and modified for a single microinstruction. Refer to the table on the upper right-hand quarter of Sheet 7 for information on the logic levels of the various address lines for the specific register being used.

10.4.2 Shift Register

The Shift Register (SR), located on Sheet 12, is a 32-bit register which may be used as a general purpose register by the microprogram, or may operate in either a shift right mode or a shift left mode for multiply and divide operations (refer to Sections 10.5 and 10.6). The SR is also used in conjunction with the B bus shifter for 64-bit shift operations. Refer to the table on Sheet 12, location S8, for information on the logical states of the select inputs for the various modes of operation for the shift register.

The decoding for the mode select inputs to the SR is located on the functional schematics for the CPU-A board, 35-767D08, Sheet 13.

10.4.3 Program Status Word (PSW) Register

The Program Status Word (PSW) register contains the status portion of the user's PSW. The status portion of the PSW is 32 bits long. Only 24 bits, however, are implemented in the hardware of this machine. PSW bits 00:07 are forced to appear reset when the PSW is unloaded.

The PSW, located on Sheet 13 of the functional schematics, is constructed using 19-231 integrated circuits. This device is a 4-bit edge-triggered latch with both totem pole (Q) and tri-state (Y) outputs. The Y outputs are used to form the A bus while the Q outputs are used for decoding functions.

Bits 08:27 are loaded on the trailing edge of CLK1 from the S bus when PSW is the selected destination register (CLKPSW0 active). The condition code portion of the PSW, bits 28:31, is copied from the flag register on the leading edge of the next SCLK1 after jam condition code is specified by the microprogram (CLKCC0 active). The tri-state outputs of the PSW are enabled when PSW is the selected A bus source, 03T03 low (13E9).

10.4.4 Flag Register (FLR)

The Flag Register (FLR) (Sheet 15) is a 4-bit register which contains additional information about the last logical or arithmetic microinstruction. The FLR contains the Carry flag (C), the Overflow flag (V), the Greater Than flag (G), and the Less Than flag (L).

The FLR is loaded from the S bus whenever either the FLR or the PSW register is specified as a destination. The contents of the FLR are copied into the CC when Jam CC is specified. The outputs from the FLR are also used by the branch circuit for conditional branches.

On any microinstruction other than a branch, and if the FLR and PSW are not the specified destination registers, the FLR is modified as follows:

1. Carry Flag - The C flag sets on an add operation if the carry-out of the ALU look-ahead carry circuits (CARRY1) (2B9) is active, or on a subtract operation if CARRY1 is inactive. The C flag is modified on shift operations according to the state of the B bus bit indicated in Table 10-1. The C flag sets if the corresponding B bus bit is set and resets if the B bus bit is inactive. For all other cases, the C flag is reset.

TABLE 10-1 SHIFT TABLE

OPERATION	B BUS BIT
Shift left halfword logical (16 bits)	B161
Shift left halfword arithmetic (16 bits)	B171
Shift left logical (32 bits)	B001
Shift left arithmetic (32 bits)	B011
Shift right halfword logical (16 bits)	B311
Shift right halfword arithmetic (16 bits)	B311
Shift right logical (32 bits)	B311
Shift right arithmetic (32 bits)	B311

2. Overflow Flag - The V flag is set on an Add if:
 - the B bus number sign is positive, and if the B bus sign is the same as the A bus sign and the resulting sign (S bus) is negative.
 - the B bus number is negative, and if the B bus sign is the same as the A bus sign and the result is positive.

This flag is also set on a Subtract operation if the B bus sign is positive and the signs of the B bus and A bus differ and the result sign is negative, or if the sign of the B bus is negative and the B and A bus signs differ and the result is positive. For all other combinations of A, B, and S bus signs on Add and Subtract, the V flag becomes reset.

3. Greater Than and Less Than - The G flag is set if the result of the operation is not zero and the sign bit is not set. (For fullword operations (32-bit), the sign bit is S001; for halfword operations (16-bit), the sign bit is S161.) The L flag is set if the sign bit is active. Either flag is reset if its corresponding conditions are not met.

10.5 MULTIPLY OPERATIONS

Since a signed multiply algorithm is used, no special set-up is required for the operands. (Refer to Figure 10-3.) During a multiply, the ALU is conditioned to the Add mode and the B bus shifter and SR are conditioned to the shift right mode.

1395




Figure 10-3 Simplified Block Diagram for Multiply

Refer to Table 10-2 to determine the function to be performed for each setting of SR131 and the SR extension (SR EXT) bits. If a shift operation is required (SH1 active) (14G9), the A bus multiplexor is disabled, forcing the B bus data to be shifted by the B bus shifter and added to zero. When a subtract is called for, the ALU select bits are changed from an add, as indicated by the microprogram, to a subtract (FRSUB1 active) (14H8), yielding B minus A. The Add mode is selected by default.

TABLE 10-2 MULTIPLY TABLE

SR311	SR EXT	OPERATION
0	0	SHIFT
0	1	ADD
1	0	SUBTRACT
1	1	SHIFT

10.5.1 Halfword Multiply

Initial Setup

MRO bits 0:15=multiplicand
MRO bits 16:31=zero
SR bits 16:31=multiplier
Counter=16

Operation

1. Shift YD right one place, bringing in multiply carry (MPCY1).
2. Test SR311, SR EXT
 - If 0,0 or 1,1 - Load YD with shifted data (A bus multiplexor disabled). MPCY=last value of MPCY1.
 - If 0,1 - Load YD with multiplicand added to shifted data. MPCY1=sign of multiplicand.
 - If 1,0 - Load YD with multiplicand subtracted from shifted data (FRSUB active). MPCY=sign of multiplicand.
3. Shift SR right one place.
4. Repeat 1, 2, and 3, 15 times.
5. Shift YD right one place to YD.

Result

Result is contained in YD.

10.5.2 Fullword Multiply

Initial Setup

MRO=multiplicand
SR=multiplier
Counter=32

Operation

Same as halfword multiply, Section 10.5.1.

Result

Most significant 32-bit result in YD; least significant 32-bit result in SR.

10.6 DIVIDE OPERATIONS

During a divide microinstruction, the ALU is conditioned to the Add mode; the B bus shifter and shift register are conditioned to the shift left mode. Prior to executing a divide, the microprogram ensures that the divisor is in two's complement negative form and the dividend is positive. Refer to Figure 10-4 for a simplified block diagram of divide operations.

1396




Figure 10-4 Simplified Block Diagram for Divide

10.6.1 Halfword Divide

Initial Setup

MRO bits 0:15=divisor
MRO bits 16:31=zero
YD=positive dividend (32 bits)
Counter=16

Operation

1. Shift YD left one place and add to divisor.
2. Test for carry-out from ALU.

If Carry=1, load YD from S bus and shift SR left, bringing in Carry.

If Carry=0, load YD from shifted B bus (shift only) and shift SR left, bringing in zero.

3. Repeat 1 and 2, 16 times.

Result

YD bits 16:31 contain remainder.
SR bits 16:31 contain quotient.

10.6.2 Fullword Divide

Initial Setup

MRO=divisor
YD=most significant 32 bits of dividend
SR=least significant 32 bits of dividend
Counter=32

Operation

1. Shift YD left one place and add to divisor.
2. Test for carry-out from ALU.

If Carry=1, load YD from S bus and shift SR left, bringing in Carry.

If Carry=0, load YD from shifted B bus (shift only) and shift SR left, bringing in zero.

3. Repeat 1 and 2, 32 times.

Result

YD=remainder

SR=quotient

10.7 B BUS SHIFTER

The B bus shifter (Sheets 2 through 5) performs all the shift functions indicated by the shift control field of the microformat word, except sign Extension (EXT). For EXT, the B bus shifter is conditioned to the load mode and the sign extension is actually performed on the CPU-C board.

The shift control ROM data bits, RD201-RD231, are decoded by three Read-Only-Memories (ROMs, Sheet 14) in order to condition the integrated circuits forming the shifter to the correct mode for each operation. The table provided in the schematics indicates the information contained in the ROMs.

Generally, the B bus shifter is constructed by using two tri-state 2:1 multiplexors that are wire OR-tied for four bits. One multiplexor provides the Load and Exchange Halfword functions, while the other provides for shifting left or right one position. For bits 16:31, a tri-state buffer is also provided to implement exchange byte. Additional open collector AND/NCR gates are used at bit positions 0, 16, and 31 to control bits shifted into the B bus shifter at the boundary positions.

10.8 MNEMONICS

The following is a list of mnemonics found on the CPU-B board. The meanings and 35-768D08 schematic source of each signal are also provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
A001-A311	A bus. A source data bus.	10H
ADD1	Add operation decoded.	14G2
AENHO	Enable for the most significant 8 bits of the A bus multiplexor.	2H1
AENLO	Enable for the least significant 24 bits of the A bus multiplexor.	3N1
AMUXS0	The select input to the A bus multiplexor.	13E9
AMX000	The most significant bit of the A bus multiplexor. The second operand sign bit.	2D6

MNEMONIC	MEANING	SCHEMATIC LOCATION
ASTKSO	Output enable for the A stack latch.	13C8
AWE0	Write enable to the A half of the register stack.	6K5
AYDEN1	Enables the A stack address decoding logic to look at the YD field of the Instruction Register (IR).	6C4
AYS DEN1	Enables the A stack address decoding logic to select the general registers or alternate register set.	6A4
AYSEN1	Enables the A stack address decoding logic to look at the YS field of the IR.	6C4
B001-B311	B bus - B source data bus.	Sheets 8,9
BMC001-BMC111	B bus shifter control bits used for selecting the operation to be performed by the B bus shifter.	Sheet 14
BMX000-BMX310	Outputs of the B bus shifter used as the first operand to the ALU.	Sheets 2,3,4,5
BRD200	Buffered ROM data bit 20.	14M9
BRD210	Buffered ROM data bit 21.	14M8
BSTKSO	Output enable for the B stack latch.	8F4
BWE0	Write enable to B stack.	8D1
BYDEN1	Enables the B stack address decoding logic to look at the YD field of the IR.	7C4
BYSDEN1	Enables the B stack address decoding logic to select the general registers or alternate register set.	7A4
BYSEN1	Enables the B stack address decoding logic to look at the YS field of the IR.	7C4
CARRY1	Carry out from the ALU.	2B9
CISR1	Carry in to bit zero of the shift register.	5N9

MNEMONIC	MEANING	SCHEMATIC LOCATION
CLFLRO	Clear the flag register. Clears the flag register for I/O operations if FLR is not the destination.	15N2
CLK1B	Basic system clock.	6J1
CLKCCO	Clock condition code. Copies FLR to condition code register.	13E3
CLKPSWO	Clock program status word. Loads status portion of the PSW.	13E8
CN08111	Carry out from bits 8:11 of ALU.	2C7
CN12151	Carry out from bits 12:15 of ALU.	2A8
CN24271	Carry out from bits 24:27 of ALU.	4C7
CYIN1	Carry in to least significant ALU.	14D1
DCLK0	Destination clock low active.	6H3
DCLK1	Destination clock high active.	6H3
DIN000-DIN310	Data input to register stack.	Sheets 8,9
DIV1	Divide operation decoded.	8G8
DSTOPO	Destination stop. Disables destination clock when required.	6J1
ENBSO	Enable B source. Gates bits 0:15 of SR or all zeros onto the B bus.	12A9
EXBO	Exchange byte. Condition B bus shifter to perform an exchange byte operation.	4C1
FLR281	Carry flag	15N8
FLR291	Overflow flag	15N6
FLR301	Greater Than flag	15N4
FLR311	Less Than flag	15N2
FRSUB1	Force subtract. Changes the mode of the ALU from an add operation to a subtract operation during a multiply.	14J9

MNEMONIC	MEANING	SCHEMATIC LOCATION
G0811	Generate out from bits 8:11 of ALU.	2B5
G012151	Generate out from bits 12:15 of ALU.	2B5
G16311	Generate out from bits 16:31 of ALU.	2C8
G24271	Generate out from bits 24:27 of ALU.	4B5
G28311	Generate out from bits 28:31 of ALU.	4B5
GFLR291	Gated overflow flag. Set overflow when false SYNC is detected on an I/O operation.	13E3
GPSWXX1	Gated PSW bits 25, 26, and 27. These bits are forced high when the alternate register set is selected by the microprogram.	13L4
GRD091	Gated ROM data bit 9. RD091 forced high for HPFPP operations.	14B1
GRD101	Gated ROM data bit 10. RD101 forced high for HPFPP operations.	14B4
GRD111	Gated ROM data bit 11. RD111 forced low for HPFPP operations.	14B2
HZERO1	Halfword zerc. An all-zeros condition detected on bits 16:31 of the S bus.	15D4
JAMCIO	Jam carry in to ALU decoded.	14B1
LOAD1	The ALU conditioned to the load mode. F=A or F=B.	14G1
LFLRO	Load flag register. The flag register is the selected destination register.	15E9
M1	Mode select to the ALU. Conditions the ALU to the logical mode when high.	14G1
MPCY1	Multiply carry. Carry in to bit 0 of B bus shifter during a multiply.	14G7
MPY0	Multiply operation decoded.	14C9
PO8111	Propagate out from bits 8:11 of ALU.	2C5

MNEMONIC	MEANING	SCHEMATIC LOCATION
P12151	Propagate out from bits 12:15 of ALU.	2B5
P16311	Propagate out from bits 16:31 of ALU.	4B8
P24271	Propagate out from bits 24:27 of ALU.	4B5
P28311	Propagate out from bits 28:31 of ALU.	4B5
PSW081:271	The Q outputs of the Program Status Word register.	Sheet 13
RAA00:70	Address bus to the A half of the register stack.	Sheet 6
RBA00:70	Address bus to the B half of the register stack.	Sheet 7
RDXX0	ROM data bits low active.	Sheets 6, 7, 13
RDXX1	ROM data bits high active.	Sheets 6, 7, 13
S000-S310	S bus. Low active outputs of the ALU.	Sheets 2, 3, 4, 5
S001-S311	S bus. Buffered outputs of the ALU.	Sheets 2, 3, 4, 5
SCLK1	Skewed clock. A clock skewed by 50 ns past CLK1.	6J1
SCLROB	System clear. Initialize signal to the B board.	12A1
SH0	Shift. Disables the A bus multiplexor during multiply operations when a shift only is required.	14J9
SHCRY1	Shifted carry. The input to the C flag during shift operations.	15E1
SR00-SR10	The select inputs to the shift register.	12A9
SR001-SR311	Outputs of the shift register.	Sheet 12
SSELO	Select line to the input multiplexors of the register stack.	8J9
SUB1	Decoded subtract operation.	14G2

MNEMONIC	MEANING	SCHEMATIC LOCATION
ULSRO	Unload shift register. Selects the SR as the B bus source.	12A1
XRP1	External pullup resistor.	6E1
YD081-YD111	The user destination field of the instruction register.	Sheet 6
YS01-YS031	The user source field of the instruction register.	Sheet 6
ZER01	All zeros detected on the most significant 16 bits of the S bus.	2N7
ZERRO	All zeros detected on the full 32-bit S bus.	15E4

CHAPTER 11 CPU-C BOARD

11.1 INTRODUCTION

The CPU-C Board, Part Number 35-769, contains the processor's Location Counter (LOC), Memory Address Register (MAR), and the Memory Data Register (MDR). In addition, the CPU-C contains the MDR adder (or summer) which is used during calculate address for RX2 and RX3 user instructions. The C board also has the Memory Address Translator (MAT) logic which provides memory address relocation and protection.

The functional schematics for the CPU-C board, 35-769D08, should be used as a reference for this chapter.

11.2 PROCESSOR MEMORY ADDRESS LOGIC

11.2.1 Memory Address Register (MAR) and Fault Memory Address (ZMAR) Register

Refer to Sheets 2, 6, 7, 14, 15, and 16 of Functional Schematic 35-769D08 during this discussion.

The MAR is a 24-bit register/counter. The contents of MAR are used for addressing a specific location in memory. If the Program Status Word (PSW) bit 21 is set, the contents of MAR are used by the MAT to generate a new (relocated) address.

MAR is loaded from the S bus when the microinstruction specifies Load MAR (LMARO) or a Decoded Instruction Read (DIRO), provided MAR Stop (MARSTPO) is inactive. If the microinstruction calls for Increment MAR (IMARO), the register increments by four. The load or increment occurs on the trailing edge of CLK1C unless Memory Stop (MSTCPO) is active.

The output of MAR (MAR081:311) connects to the program address multiplexors and the ZMAR multiplexors. MAR081:151 are also output to the multiplexors that source SPA081:151 for the MDR adder.

When DIRO is not active, MAR081:311 drive program address lines PA08:31 which feed the program address latch, FPA081:311. These lines also input to the ZMAR multiplexors. The FPA register latches the current processor memory access when the Data Unavailable flip-flop (FDUA0) goes active. The ZMAR multiplexors normally output MAR081:311 on their corresponding ZMAR lines.

however, if during a memory access a memory fault occurs (i.e., alignment, MAT fault or uncorrectable error), Enable Interrupt MAR (EIMAR1 and EIMAR0) go active to output the contents of the FPA register to ZMAR lines, and to inhibit the FPA register from latching a new program address. A microinstruction, specifying MAR as a source after a memory fault, Unload MAR (UMAR), retrieves the faulting address from ZMAR via the B bus multiplexors. (Note that the faulting address is the program address unmodified, even if MAT is enabled.) All subsequent MAR reads return the contents of MAR.

MAR081:MAR151 through SPA081:151 and FPA161:311 input to the MDR adder during Calculate Address (CAMA0).

11.2.2 Location Counter (LOC)

Refer to Sheets 2, 6, 7, 14, 16, 22, and 23 of 35-769D08.

The LOC is a 24-bit register/counter and its contents always point to the address of the next user instruction to be executed. On an instruction fetch, LOC is used during calculate address. LOC is loaded from the S bus when it is specified as the destination by the microinstruction and Destination Stop (DSTOP0) is not active. In addition, LOC is incremented by 2 when Increment LOC is active during calculate address. The load or increment is performed on the trailing edge of CLK1C.

The LOC outputs, LOC081:301, input to the program address multiplexors and B bus multiplexors. LOC081:151 drive the multiplexors that source SPA081:151 for the MDR adder. Note that LOC311 is not implemented and is forced reset.

11.2.3 Program Address Multiplexors (PA MUX)

Refer to Sheets 6, 7, and 16 of 35-769D08

The PA MUX selects either the LOC or MAR outputs. LOC outputs are selected during instruction fetch and calculate address; the MAR outputs are selected at all other times. PA081:311 input to the program address latch. PA081:151 connect to the Process Segment Table Entry (PSTE) comparator and the MAT relocation summer. PA081:201 are used by the program address relocation summer and PA211:311 input to LMA drivers. The segment limit detection involves PA161:201. PA301 is transmitted to the CPU-D board and defines the halfword memory boundaries. PA080:150 are used to select one of 256 Segment Table Entries from the MAT register stack.

11.2.4 Memory Data Register Summer (MDRΣ)

Refer to Sheet 20 of 35-769D08 during this description.

The MDR summer (MDRΣ) is a 24-bit full adder using bits 8:31 of the Memory Data Register (MDR) and the 24-bit PA multiplexor

outputs as the numbers to be added. The MDR is used exclusively during calculate address to determine the address displacement of the second operand for RX2 and RX3 instructions. The RX2 and RX3 format instructions require three values to arrive at the program address of the second operand data to complete the instruction. The RX2 format requires that a 15-bit displacement (negative or positive) in the second halfword of the instruction be added to an index value contained in a general register specified by the YS field of the Instruction Register (IR). The result of this addition is then added to the value of the incremented LOC (location of next instruction). This final number is the program address of the second operand. The RX3 format requires that the least significant 24 bits of MDR (represented by the least significant 24 bits of the 48-bit RX3 instruction) be added to an index value contained in the general register specified by the YS field of the IR. The result is then added to a second index value contained in the general register specified by MDR bits 4:7. This final number is the program address of the second operand.

The MDRΣ provides the ability to add three numbers together in a single microinstruction. During an RX2 address calculation, the incremented LOC and the least significant 15 bits of MDR are added and provided as SUM8:31. The MDR data is sign extended at the inputs of the MDRΣ by 2:1 multiplexors and logic on MDR161. The MDR during RX2 contains the same data in both halfwords of the MDR. MDR bit 01 represents the sign of MDR displacement data. The state of MDR bit 01 is forced on the adder inputs from bits 16:12. This provides either a negative or positive displacement. The PA multiplexor has the incremented LOC on its outputs. The MDR, when specified as a B bus source during calculate address of the RX2 format, yields the added MDR and LOC. If the RX3 format second operand address is being calculated, the MAR contains the first level index indicated by the YS field of the IR. The first level index and the MDR displacement are added and supplied as the MDR data on the B bus.

11.2.5 Memory Address Bus Drivers

Refer to Sheets 10 and 12 of 35-769D08 during this description.

The memory address bus drivers provide a 24-bit physical address in memory on the LMA080:310 lines. These lines are active if the processor or MAT access the memory. A set of tri-state line drivers is provided for each. On a processor access of memory, ENRPA0 (Enable Regular Path) outputs the program address relocation summer and PA211:311 to the LMA bus. On a MAT access, ENMAA0 (Enable MAT Access) outputs the MAT relocation summer and four gated MAT bits, GMA251:281 to LMA, and LMA290:310 are forced inactive.

11.3 PROCESSOR MEMORY DATA LOGIC

11.3.1 Processor Memory Data Register

Refer to Sheets 17, 18, and 19 of 35-769D08 during this description.

The MDR is a 32-bit register used by the microprocessor to receive or send data to memory.

Data loaded into the MDR from the MDR data multiplexors may come from two different sources: the S bus when the microinstruction specifies the MDR as a destination, or the Memory Data Sense (MDS) bus during instruction read or memory read operations. The MDR is split into two halfwords: MDH and MDL. Each may be loaded independently. On a fullword read, a fullword of data is loaded into the MDR. On a halfword read, only MDL (MDR161:311) is loaded. For an instruction read on a fullword address boundary, MDS160:310 are loaded into both MDH and MDL. On an instruction read that resides on a halfword boundary, MDR is not loaded. If a second halfword has to be fetched for the instruction, it is loaded into both halves of MDR.

11.3.2 Memory Data Multiplexors

Refer to Sheets 17, 18, and 19 of 35-769D08 during this description.

The memory data multiplexors select the data to be loaded into the MDR and the bus from which it is loaded: the MDS bus or the processor S bus. When selecting the buffered MDS bus, the memory data multiplexor can load either the most significant or least significant halfword of MDS into MDRH or MDRL. The MAT status register also may be loaded into the MDRL. This occurs when a microinstruction specifies a memory read operation and Reset Fault (RFAULT) is specified by the microprogram with a MAT interrupt queued. The memory operation must be performed within resident local memory. When these conditions are satisfied, the multiplexors output the MAT status bits EMAT291:311 to the MDR forcing zeros on all other bits.

11.3.3 Local Memory Data Bus Drivers

Refer to Sheet 21 of 35-769D08 during this description.

The local Memory Data Bus (MDB) drivers supply the data to be written into memory by the processor. The MDB drivers are connected to the MDS bus, which is a bidirectional data bus used for reading from and writing to memory. The MDB drivers are enabled only during a memory write operation provided that the MAT does not require an access (FMATCY1). Halfword memory write operations from the processor always position the halfword to be written in the MDR (bits 16:31). This data may be written to a

halfword or fullword boundary. MDR161:311 drive MDS160:310 on any processor to memory write operation (LWRT0, LHWRT0). To write a halfword to a fullword boundary, LHWRT0 is active to output MDR161:311 to MDS000:150.

11.4 MEMORY ADDRESS TRANSLATOR (MAT)

11.4.1 MAT Function

When the MAT is disabled, the program address lines (PA081:310) directly address the memory via the local memory bus (LMA080:310). With MAT enabled, the memory location specified by LMA080:310 is the sum of the least significant 16 bits of the program address (PA161:311) and a bias value contained in an entry of the Process Segment Table (PST) in memory.

The PST for a task can consist of a maximum of 256 contiguous double fullwords or entries. Only the first 32 bits of an entry are of significance to the hardware. The starting address of the PST is specified by the Process Segment Table Descriptor (PSTD). The CPU-C board has a PSTD register which is loaded from the MDR on command from a microinstruction - Load PSTD (LPSTD). The PSTD register is implemented in hardware as shown in Figure 11-1.

1862




Figure 11-1 Process Segment Table Descriptor (PSTD)

When the MAT is enabled, the program address is considered to consist of two fields - the segment field and the offset field, as shown in Figure 11-2. With PSTD bits 15:31, PA08:15 are used as an index into the PST to select an entry. The accessed entry indicates if it is private or shared. If private, the Segment Table Entry (STE) contains the starting address of a segment in memory to which the offset field of the PA serves as an index. If PA08:15 is greater than the segment size specified by the PSTD, a MAT fault is generated.

1863




Figure 11-2 Program Address (MAT Enabled)

If the entry is shared, the Shared Segment Table (SST) must be accessed to obtain the STE. The SST can consist of 8,192 double fullwords or entries. The starting address in memory of the SST is contained in the Shared Segment Table Descriptor (SSTD). The CPU-C board has an SSTD register which is loaded from the MDR on command by a microinstruction - Load SSTD (LSSTD). The SSTD is implemented in hardware as shown in Figure 11-3. Before the SST is accessed, the shared segment size in the STD is compared with the PST STE. If SSTD bits 2:14 are less than the STE size, a MAT fault results; if not, the SST is accessed. SSTD bits 15:31 point to the first location in the SST and the STE serves as an index. The STE obtained from the SST points to the segment in memory and PA16:31 index into the segment. Only the first 32 bits of a Segment Table Entry relate to the hardware. An STE, whether private or shared, has the format shown in Figure 11-4.

1864




Figure 11-3 Shared Segment Table Descriptor (SSTD)

1865




Figure 11-4 Hardware Segment Table Entry

The fields are defined as follows:

Bit(s)

- 0 R - Reference Bit. This bit is set in the STE when the segment is accessed.
- 1 P - Presence Bit. This bit is set when the segment described is present in memory; it is reset when the segment is not present. A reference to a segment that is not present (P=0) results in a MAT fault and the CPU ignores bits 2:31 of the STE.
- 2 D - Dirty Bit. This bit is set by hardware when a Write is to be executed in the segment.
- 3:5 A - Access Mode Bits. The A field specifies the allowed modes of access to the segment. Bit 3, when set, allows read accesses; bit 4, when set, allows write access; and bit 5, when set, allows instruction read accesses. An attempt to access a segment in a mode that is not enabled results in a MAT fault.
- 6, 7 L - Access Level Bits. The L field is used in conjunction with PSW 10 and 11. If the contents of PSW 10 and 11 are greater than or equal to the L field, then access of the segment is allowed. If the contents of PSW 10 and 11 are less than the L field, a MAT fault occurs.
- 8 S - Shared Bit. If the Shared bit is zero, MAT performs the protection and the relocation functions as defined for a private segment. If S=1, the selected segment is shared. In this case, the SRF field of the PST STE is used in conjunction with the address contained in the STD as a byte offset into the Shared Segment Table. The S bit in the Shared Segment Table must be zero for all entries. The contents of the A fields of the PST STE and the SST STE are ANDed to determine the allowed access mode. All other protections and relocations are performed using the data from the SST STE.
- 10:14 SLF - Segment Limit Field. The SLF specifies the size of the segment. If the SLF is less than PA161:201, a MAT fault results.
- 15:31 SRF - Segment Relccation Field. The interpretation of this field depends upon the state of the S bit. If S=0 in the PST, the SRF is the bias value of the segment divided by 128, to which the offset field of the program address is added to obtain the physical address in memory. If S=1 in the PST, the PST SRF is the byte offset or index into the SST where the STE for the segment is located. If the PSTE SRF is greater than

the segment size specified by the STD, a MAT fault results. Note that for a shared segment the least significant three bits of the PST SRF must be zero because the SST is aligned on a double fullword boundary. For all other cases, the least significant four bits must be zero as the SRF is the address of a segment aligned to a 2^{11} byte boundary divided by 2^7 . As a result, bits 29:31 are not implemented in the hardware.

In order to eliminate repeated memory accesses to gain a segment entry, the CPU-C board stores the STE in a register stack when it is first obtained. The stack has a capacity for 256 entries. The only other memory access to an entry that resides in the stack would be to set the Dirty bit on a memory write operation if the access mode permits a write.

Two stacks are provided for the Presence bit. The Presence stacks must be set to zero whenever the CPU is powered up or initialized. When the PSTD register is loaded, a Presence stack is initialized to zero. When both stacks are in the process of initializing, the CPU is halted.

11.4.2 Process Segment Table Descriptor (PSTD) and Segment Size Comparator (Sheet 3 of 35-769D08)

The PSTD is loaded from MDR071:311 by Load PSTD (LPSTD0). The first eight bits - the segment size - are compared to PA081:151. An error (EPSTD1) is generated if the program address exceeds the segment size.

Segment Table Descriptor bits STD161:311 are disabled when GETSSTE1 is active. These bits are tied to those of the SSTD and input to the MAT Relocation Summer.

11.4.3 Shared Segment Table Descriptor (SSTD) and Shared Segment Size Comparator (Sheet 4 of 35-769D08)

The SSTD is loaded from MDR021:311 by DCLK1 when a Load SSTD (LSSTD0) is specified. The first 13 bits (the shared segment size) are compared with the Buffered Relocation bits BRFO91:211. An error (ESSTD0) is generated if BRFO91:211 is greater than the shared segment size when a shared STE is to be accessed.

STD151:311 are enabled on an STE memory access (GETSSTE0). These connect with those of the PSTD and input to the MAT Relocation Summer.

11.4.4 MAT Relocation Summer and LMA Drivers (Sheet 10 of 35-769D08)

The MAT Relocation Summer generates the memory address for the MAT when an STE must be obtained. The Segment Table Descriptor bits STD151:311 are input to the summer. On a nonshared access, PA081:111 are added to the STD bits. PA121:151 generate Gated Memory Address bits GMA251:281 and are input to the LMA drivers. When a Shared Segment Entry is to be obtained (GETSSTE0 active), Buffered Relocation bits BRFO91:171 are selected for the addition and BRF181:211 assert GMA251:281.

The adder outputs and GMA251:281 connect to the LMA drivers when enabled by Enable MAT Access (ENMAAOA). LMA290:310 are forced inactive.

MAT Program Address bits MPA081:111 are used in decoding the memory that is to be accessed.

11.4.5 Stack Load Buffer (Sheet 8 of 35-769D08)

The buffer is loaded from the buffered Memory Data Bus (MDS lines) with an STE when MAT Cycle (FMATCY0) goes inactive. The buffer has both active and tristate outputs. The latter are enabled by Disable Stack (DISSTK0) when the STE is to be written in the Segment Table Register Stacks.

The following outputs connect to the stack:

- PRES1 - Presence bit
- DIRT0 - Dirty bit
- LC1:11 - Access level bits
- SLF01:41 - Segment Limit Field
- SRF081:201 - Segment Relocation Field

The active buffer outputs FSHARED1 and the Buffered Access Mode bits BA01:21 connect to a tristate 2:1 multiplexor and a quad register which stores the bits if the buffer indicates that the PSTE is shared. The stored access bits are ANDed with BA01:21 of the shared STE. ASHARED1 selects the quad-register outputs, and the multiplexor drives SHARED1, A01, A11, and A21 of the stack.

The remaining active buffer outputs are Buffered Relocation bits (BRFO91:211) which specify the Shared Segment Table Entry.

11.4.6 Segment Table Register Stacks (Sheet 8 of 35-769D08)

The MAT stacks consist of three 256x9 and two 256x1 Random Access Memories. The two Presence stacks - A stack and B stack - are accessed by AP081:151 and BP081:151, respectively. The remaining stacks are directly addressed by Program Address bits PA080:150.

The 256x9 stacks are always selected and the Presence stacks are enabled by A/B Chip Select (ACSO and BCSO). The outputs of the stacks go tristate when Disable Stack (DISSTK1) and A/B Write Enable (AWE0 or BWE0) go active. The Presence bit is written to the selected stack by an active write enable. The 256x9 stacks are written into by Write Stack 0 (WSTK0).

11.4.7 MAT Control (Sheet 9 of 35-769D08)

The MAT control determines if the MAT requires a memory access. When a MAT memory cycle is necessary, the MAT control takes care of loading the stack buffer, writing into the stacks, and generating a MAT cycle to memory if the retrieved PSTE is a shared entry.

On initialize or power up (BSCLROA), the MAT is disabled (MATEN1 low) until the PSTD register (LPSTDCK0) is loaded. The MAT is enabled when PSW 21 is set; a privileged memory operation (RD031) is not to be executed and Decoded Enable Clock is inactive. If a segment is not present in the stack or if present and a processor write to memory is to be performed, ENRAP0 is gated inactive and ENMA00 active. Figure 11-5 shows the timing waveforms for a MAT cycle to memory.

ENRAP0 disables the LMA drives of the PA Relocation Summer and ENMA00 enables those of the MAT Relocation Summer. ENMA00 goes to the CPU-D board 35-770 to initiate a memory cycle, and the MAT Read and Set Reference bit (MATRSRO) goes to the memory. The MAT Read and Set Dirty bit (MATRSD0) is sent to memory if the segment is to be written into and a write is permitted.

When FMATCY is set, it disables the MDS drivers to memory and allows FFMATCY to toggle set on the trailing edge of the CLK1 which directly sets FMATCY. Data Unavailable (DUA0) from memory is toggled into FDUA if it is active on CLK0. An inactive DUA0 allows FMATCY and FDUA to toggle reset on the trailing edge of CLK1. FMATCY0 going high toggles the MDS lines into the stack buffer. After FDUA0 goes high, the stacks are disabled (DISSTK1), SHCLK0 is generated and, if the segment is not shared, the stack is written into (WSTK0) from the buffer register. CLK0 then toggles FMATCY reset.

If FSHARED1 is active, GETSSTEO is generated to indicate that another MAT cycle is required.

1866




Figure 11-5 MAT Cycles to Memory Timing

11.4.8 Program Address Relocation Summer and LMA Drivers (Sheet 12 of 35-769D08)

When the MAT is disabled, PA081:201 are gated through the adder to the LMA drivers. PA211:311 connect directly to the drivers. With the MAT enabled (MATENO), PA081:151 are zeroed to the adder. The Segment Relocation Fields - SRF081:201 and PA161:201 are summed. ENRPA0 enables the LMA drivers. Relocated Program Address bits (RPA081:111) are used in decoding the memory that is to be accessed.

11.4.9 MAT Fault Decode (Sheet 11 of 35-769D08)

On memory references when the MAT is enabled, the protect function comes into play. MAT interrupts (MATFALTO and MAT) are set when a MAT violation occurs. The checks that are made are listed in the table on Sheet 11 - MAT Fault Codes. The fault code is generated by the 8:3-line priority encoder and the code is latched in EMAT291:311. It remains latched until Clear States (CLSTAO) goes active; this also clears the MAT. MATFLTO can also set on a Memory Fault (MFAULTO) and is directly cleared by RFAULTO.

11.4.10 Presence Bit Initialization (Sheet 5 of 35-769D08)

Each of the Presence stacks has its own initialization control. The logic consists of a pair of 8-bit counters that are cleared by BSCLRO. This line also sets FAINCR and FBINCR and their associated J-K registers. With these registers set, Write Enable (AWEO and BWE0) and Chip Select (ACSO and BCS0) to the stacks go active. FAINCR1A and FBINCR1A select the output of the counters as the address (APA081:151 and BPA081:151) for their stacks. ACP1 and BCP1 increment the counters on the trailing edge of CLK1 until a carry is generated. At this time, A11 is allowed to toggle the first set of J-K registers reset and A/BWE0 and A/BCS0 are disabled and directly clear their respective FA/BINCR.

If neither stack is selected, the A stack is chosen when LPSTD1 goes active and generates APE1 to permit the first J-K to be toggled set and the A counter to be loaded from MDR080:150 by ACP1. The A stack remains selected while a new task is loaded in the PSTD. LPSTD1 now activates BPE0, allows the first J-K of the B stack logic to be toggled set, and enables the J input of FAINCR. BPE0 permits the B counter to be loaded from MDR080:150 by BCP1 and A1B11 toggles FAINCR set; the A stack then initializes. When both stacks are being initialized, MATSTOPO is generated to halt the processor.

11.4.11 Local/Shared Memory Detection (Sheet 13 of 35-769D08)

The chosen strapping option is a function of shared memory. The strapping shown is for no shared memory. RPA081:111 are generated by the Program Address Relocation Summer and MPA081:111 by the MAT Relocation Summer. If Processor to Shared Buffer Controller (PSBC0) is active, it indicates a shared memory access by the processor. If MAT to Shared Buffer Controller (MSBC0) is active, it indicates a shared memory access by the MAT.

11.5 B BUS MULTIPLEXOR

Refer to Sheets 22 and 23 of 35-769D08 during this description.

The CPU-C B bus multiplexor supplies the data contents of the register specified by the microinstruction B source field. The B bus multiplexor is capable of driving the B bus from the following four sources: memory data register (processor MDR), memory address register, location counter, and the memory data register adder output. The memory data register adder output is used only during the calculate address sequence of instruction reads. The MDR data contents may be sign extended from bit 16 of the MDR. The state of MDR 16 is propagated through to MDR bit 00. This is used for halfword reads from memory where MDR bits 0:15 are undefined. LOC is a 24-bit source. Bits 0:7 and bit 31 are forced reset by the B bus multiplexor when LOC is specified as the source. The MAR is a 24-bit source. Bits 0:7 are forced reset by the B bus multiplexor when the MAR is the specified source. When the MAR is the source under special conditions, the fault memory address register (ZMAR) contents are used instead of the MAR.

11.6 MNEMONICS

The following is a list of the mnemonics found on the CPU-C board. A brief description and the schematic source of each signal are provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
A01:21	Access mode bits	8B9
A1B11	Pulse generated from the AND of CLK1 and SCLK1	3H6
ACP1	A presence stack clock	5M3
ACTR080:150	A presence stack counter output	Sheet 5

MNEMONIC	MEANING	SCHEMATIC LOCATION
ALGNO	When low, a memory alignment fault has occurred. This fault may be caused by a fullword access to a halfword address or a halfword access to a byte address.	15F8
APA081:111 APA121:151	Program address bits for the A presence stack	Sheets 6 and 7
APE1	A presence stack counter load enable	5H2
ASHAREDO	Shared bit of auxiliary register	8A5
ASHRD1	Second buffered shared bit	8C9
AXRP1	1 k ohm resistor connected to P5 - used to give noise immunity to unused inputs.	4R6
B001:311	Second operand data (B bus) from the CPU-C board - RD bits 24, 25, 26, and 27 determine the specific source register. The source registers may be: Location Counter (LCC), Memory Data Register (MDR), Memory Address Register (MAR), or Fault Memory Address Register (ZMAR) and the adder output of the MDR (SUM). The MDR may be sign extended from bit 16:00.	Sheets 22 and 26
BA01:21	Access mode bits of stack buffer	8C3
BCLRO	B net of system clear	3L7
ECP1	B presence stack clock	5M9
BCS0	B presence stack chip select	5M6
BCTR080:150	B presence stack counter output	Sheet 5
BPA:081:111 BPA:121:131	Program address bits for the B presence stack	Sheets 6, 7
BPE0	B presence stack counter load enable	5N8
BRF091:211	Segment relocation field bits - active outputs of stack buffer register	Sheet 8
BWE0	B presence stack write enable	5M5

MNEMONIC	MEANING	SCHEMATIC LOCATION
CAGDIRO	Calculate address gated decoded instruction read	14F2
CAMA0	Calculate memory address signal from CPU-D during calculate address that controls the output of the PA multiplexor - during RX2, LOC is added to the MDR. During RX3, when CAMA0 is low, the MAR (first) level of index is added to the MDR.	14B2
CLK1	Buffered output of CLK1C, system clock - this clock is to synchronize the CPU-C logic to the rest of the processor.	5N3
CLK1C	The CPU-C net of system clock generated on the CPU-D	3G4
CLRA0	Clear auxiliary register	11N2
CLSTA0	Clear MAT status (fault) register	11N4
CWRO	Change write to a read memory operation - this signal is generated after any memory fault (MAT, MPE, or ALGN) and prevents any further access until error recovery starts.	11N5
DCLK1	Destination clock - DCLK1 allows a selected destination on the CPU-C to be loaded; similar to CLK1, except no clock is generated during DSTOP.	3H7
DENCLK0	Decoded enable clock	15D8
DEXB0	Decoded exchange byte - RD decoding of exchange byte supplied by the CPU-A	19K6
DEXT0	Decoded sign extension - RD decoding of MDR sign extend; if not inhibited by the calculate address sequence, the state of MDR16 is propagated through to MDR00.	22F8
DIR	Decoded instruction read - RD decoding of instruction read used to control PA multiplexors (when low selects the LOC contents) and loading of the MDR during calculate address	4H6
DIRT0	Dirty bit - tri-state output of stack buffer register	8B3

MNEMONIC	MEANING	SCHEMATIC LOCATION
DISA1	Disable A byte - enables loading of MDR bits 8:15. This signal is also used to inhibit loading the most significant byte of the least significant MDR halfword.	19R6
DISB1	Disable B byte - enables loading of MDR bits 0:7. This signal is also used to inhibit loading the most significant byte of the MDR most significant halfword.	19R6
DISEXT0	Disable MDR sign extension - signal from CPU-D during calculate address to inhibit RD implied MDR sign extend	22G8
DISSTK1	Disable stack	9R5
DRD1	Decoded data read - RD decoded memory data read (memory data read, not instruction read). This signal is used to help define when to clear a fault.	15B8
DSTOPO	Destination stop - this is used to control whether to allow a clock to occur and thereby load a selected destination.	3H4
DUA0	Data unavailable - line from memory	9J3
EAL	Error of access level	9G8
EEDCLK0	Even EDMA memory data register clock - signal from the CPU-D that, on the positive transition, loads the data from either the local memory or from the EDMA.	11M1
EIMAR0	Enable interrupt MAR - this signal, when low, indicates that a memory fault has occurred and that the fault address may be read. The output enable of the normal MAR is disabled and the ZMAR is enabled. Reading the fault address resets the EIMAR flip-flop allowing the MAR to be read.	15E4
EMAT291:311	MAT code fault bits	11M6, 11M8, 11M9
ENMAAC	Enable MAT LMA drivers - also indicates MAT access to memory	9G5
ENPARC	Enable MAT relocated LMA drivers - when inactive on a PMEM, it indicates a MAT access of memory	9G4

MNEMONIC	MEANING	SCHEMATIC LOCATION
EP241	Execute protect bit 24 - this bit, when active, indicates that the current memory segment selected causes a MAC interrupt if used for program execution.	4N5
EPSTD1	Error - process segment size	3B9
ESLF1	Error of segment limit field	9L7
ESSTD0	Error - shared segment size	4C9
EXB0	Exchange byte - when low, an exchange byte occurs on the least significant halfword on the B bus (bits 16:31).	19R7
FAINCR1	A presence stack increment flip-flop	5N2
FBINCR1	B presence stack increment flip-flop	5N7
FDIRTO	Dirty bit of stack buffer register	8A3
FDUAO	Data unavailable from memory flip-flop	9L2
FFMATCY	Auxiliary MAT memory cycle flip-flop	9M3
FMATCY	MAT memory cycle flip-flop	9K3
FNCEO	Flop output of noncorrectable error - signal is generated on the CPU-D. It is an indication that a double-bit error has occurred.	6B8
FPA081:151	Program address register bits - stores 8 bits of PA on a memory fault	Sheet 15
FPACLK1	Clock for FPA register	15J5
FPRES1	Presence bit of stack buffer register	8A3
FSCLK	Skewed SCLK flip-flop	9A4
GDIRO	Gated decoded instruction read - controls steering of PA multiplexor during calculate address	3N9
GETSSTE0	Get shared segment table entry	9N6
GEXT1	Gated MDR sign extension - when active, causes the state of MDR16 to be propagated to MDR00	22F7

MNEMONIC	MEANING	SCHEMATIC LOCATION
HALTO	Halt processor - DMA request queued or memory is busy	9G2
ILOCO	Increment location counter - generated on CPU-D during calculate address	2N6
IMAR	Increment MAR	2L1
JAMDIRTO	Jam dirty bit into stack buffer register	19E6
JAMSHRD1	Jam shared bit into stack buffer register	19E6
L01:11	Access level bits	8D3, 8E3
LHWRT0	Local halfword memory write - used to gate least significant halfword to local memory for halfword memory write	21A8
LLOCO	Load location counter - RD decoding specifying the location counter as a destination	23C8
LMA08C:310	Memory address data line - this is the physical address presented to memory.	Sheet 25
LMARO	Load memory address register - RD decoding of MAR as a destination register	23C7
LMDR0	Load memory data register - RD decoding of MDR as a destination register	23C7
LOC081:301	Location counter output lines	Sheet 2
LPSTD0	Load process segment table descriptor	3L1
LPSTDCK0	Load process segment table descriptor clock	3M1
LSSTD0	Load shared segment table descriptor	4L5
LWRT0	Local memory write enable - gates the selected inputs of the 2:1 multiplexor onto the MDS bus	21A1
MAR081:311	Memory address register data output lines	Sheet 2

MNEMONIC	MEANING	SCHEMATIC LOCATION
MARSTPO	MAR stop - generated on CPU-D during calculate address of RX squared (RXXR) format. This signal allows the MAR to be loaded with DSTOP active.	2A1
MATO	MAT interrupt	11N4
MATEN1	MAT enable	9D2
MATRSDO	MAT read and set dirty bit	19E8
MATRSRO	MAT read and set reference bit	9J5
MATSTCPO	MAT stop	5K3
MCLK1	System clock gated by memory stop (MSTOP)	5L1
MDHLKO	Memory data register high clock - data on the inputs of MDR bits 00:15 are latched on the positive transition of clock.	17R1
MDHSA1	Memory data register multiplexor steering signal - select data input to MDR bits 00:15	17M1
MDLCKO	Memory data register low clock - data on the inputs of memory data register bits 16:31 are latched on the positive transition of clock.	18R1
MDLSA1	Memory data register low multiplexor select line - selects the type of data input to the memory data register bits 16:31	15B1
MDR000:311	Memory data register data output lines	Sheets 17, 18, 19
MDRΣO	Memory data register sum output select	23B2
MDS000:310	Memory data system bidirectional data lines - data either to be written to or read from local memory	Sheet 16
MDSBO	Memory data register multiplexor select generated by CPU-D - selects type of data to be loaded into the MDR	18D1
MEMSAO	B bus multiplexor enable for CPU-C	22G2
MEMSBO	source registers	22G3

MNEMONIC	MEANING	SCHEMATIC LOCATION
MFAULT0	Memory fault - indicates that a memory fault has been queued because of a non-correctable error, MAT interrupt, or alignment fault	15A6
MPA081:111	MAT program address bits	Sheet 13
MSBC0	MAT to shared buffer controller	13F4
MSELB1	B bus multiplexer select line	23B2
MSTOPO	Memory stop - used to inhibit system clocks while the memory system is busy or data is unavailable	3G4
PA081:311	Program address multiplexor outputs - the outputs reflect the contents of the location counter during calculate address or the contents of the MAR at any other time.	Sheets 6, 7 and 14
PMEM1	Processor memory operation request	9G2
PRES1	Presence bit - tri-state output of stack buffer register	8B3
PSBC0	Processor to shared buffer controller	13F2
PSEL1	Processor selected - generated by the CPU-D when memory address and data are relevant to a processor as opposed to an EDMA memory cycle	9A3
PSW10 PSW11	Program status word bits indicating access level of the processor	9A8, 9A7
PSW211	Program status word bit 21 - this is the relocation/protection bit of the PSW that enables the MAC.	9A2
RD00:03	Memory control field of microinstruction	Sheet 4
RD150	ROM data register bit of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	23A5
RD240	ROM data register bit of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	22B2

MNEMONIC	MEANING	SCHEMATIC LOCATION
RD001:041	ROM data register bits of the microinstruction word - the RD bits control all processor level functions.	3A6, 3A1, 3A7, 16B2
RD261	ROM data bit 26	23B2
RD051	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	16B2
RD121:141	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	23A6, 23A7
RD161	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	22B2
RD251:271	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	22B1, 23B1
RD271A	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	23B1
READ1	Read but not read and set	11D7
RFAULT0	Reset fault - used to clear memory fault conditions	11N3
RPA081:111	Relocated program address bits	Sheet 13
S001:311	S bus data output from the CPU-B	Sheet 13
SCLROC	Systems clear CPU-C net	3L4
SHCLK0	Shared clock	9N3
SCLK1	Skewed CLK1 clock	3H5
SHARED	Shared bit of stack	8B9
SLF01:41	Segment limit field bits	8E3, 8G3
SPA081:151	Program address bits	Sheet 16

MNEMONIC	MEANING	SCHEMATIC LOCATION
SRF091:201	Segment relocation field bits - tri-state outputs of stack buffer register	Sheet 8
STD151:311	Address field of segment descriptors	Sheets 3, 4, 10
SUM081:311	Outputs of adder used during calculate address to resolve effective address of RX2 and RX3 formats. The contents of MDR and LOC (RX2) or the MDR and MAR (RX3) are added together. The resulting data is available on the B bus as the MDR data.	Sheet 20
ULOCO	Unload location counter - RD decoding of location counter as the B bus source register	22F1
UMAR	Unload memory address register - RD decoding of the MAR as the B bus source register	22H2
UMDRO	Unload memory data register - RD decoding of MDR as the source register	22G2
WSTKO	Write into segment table register stacks	9N3
XRPA	Pull-up terminations for unused inputs to provide noise immunity	3K1
XRPB	Pull-up terminations for unused inputs to provide noise immunity	3E1
XRPC	Pull-up terminations for unused inputs to provide noise immunity	5M8
XRPD	Pull-up terminations for unused inputs to provide noise immunity	6D8
XRPF	Pull-up terminations for unused inputs to provide noise immunity	7A1
XRPG	Pull-up terminations for unused inputs to provide noise immunity	14L9
ZMAR081:311	Output of a 2:1 MUX-ZMAR is the contents of the FPA register on an MFAULT0; otherwise, it is the contents of MAR.	Sheet 15

CHAPTER 12 CPU-D BOARD

12.1 INTRODUCTION

The CPU-D Board, part number 35-770, contains the processor clock control, processor-to-memory logic, and memory control. It also has the extended direct memory access (EDMA) protocol control, EDMA transceivers, EDMA-to-memory contention and mode logic, EDMA address and data registers, and the memory bus logic. In addition, the board includes the user's instruction and auxiliary instruction registers, instruction ROM format, calculate address logic, source, destination, and E field decoders, the repeat counter, input-output control, S bus buffers, and B bus multiplexors.

12.2 PROCESSOR AND MEMORY TIMING SIGNALS

Processor timing signals are derived from a 2-stage Johnson counter (Sheet 9) whose sequence is modified by the skip logic when memory is accessed. The two J-K flip-flops of the counter and the two D flip-flops of the skip logic are initialized by A System Clear (ACLRO) on power up/down. OSC0, a 20 MHz square-wave, is the buffered output of a crystal oscillator and the toggle input for these flip-flops. Clock (CLK) and Skew Clock (SCLK) are each a buffered output of the Johnson counter. A1B1 is a decoded state of the counter.

When memory is not being accessed, the J input of FA is a function of the state of the FB flip-flop, and CLK and SCLK are square-waves of a 200 ns period (refer to Figure 12-1). A1B1 is active for 50 ns.

When memory is accessed, the processor timing is modified by the skip logic to accommodate the memory cycle. Figure 12-2 shows the waveforms of a processor-to-memory operation.

A memory cycle is started when the processor activates an Early Read Line (LERO or SERO, Sheet 4). In response, the memory enables and then disables the Data Unavailable line (DUA0). DUA0 must be brought low before the trailing edge of CLK1, and when DUA0 is brought high by the memory, it must do so again before the trailing edge of CLK1. In addition, on the first falling edge of CLK1 after ERO, memory enables the Memory Busy line (LMBSY0 or SMBSY0) if memory has not completed its cycle at that time. The basic memory cycle is 500 ns.




Figure 12-1 Processor Timing - No Memory Access

All memory, whether local or shared, has the same address and data bus. Local ERO (LERO) and Shared ERO (SERO) determine which memory is to be accessed.

A processor-to-memory operation (PMEM1) is decoded on Sheet 4 after the falling edge of CLK1. If no EDMA memory access is pending and the memory is not busy (HALTO high), the J-input of FA is now also controlled by FER0. An inactive FER0 and HALTO and a decoded PMEM1 inhibits the Johnson counter from changing state for an interval of 50 ns - the period of the crystal oscillator. FER1 enables the LERO line (assume shared memory does not exist) nominally 25 ns before the rising edge of CLK1. The memory now enables DUA0. DUA0 remains low until after the trailing edge of CLK1. On this edge, FDU A and FDUSKP are toggled set (Sheet 4) and the memory asserts the LMBSY0 line which brings HALTC down. With FDUSKP set, FER0 again controls the J-input of FA and causes the Johnson counter to remain in the reset state for an additional 50 ns. Before the trailing edge of CLK1, the memory removes DUA0, and FDU A and FDUSKP toggle reset on this edge. If DUA0 is not removed, FDU A remains set but FDUSKP toggles reset and further skips are prevented for this memory cycle.

Normally, LMBSY0 is removed on the CLK1 falling edge following the removal of DUA0. Memory can maintain LMBSY0 active if it is not ready to accept another memory access in the following clock cycle or whenever it must perform a refresh operation. For refresh, no skips are performed.




Figure 12-2 Processor Timing - Processor-To-Memory Access

12.3 PROCESSOR MEMORY OPERATION DECODE

Processor-to-memory operations are decoded from the memory control field of the microinstruction, RD00:03. Table 12-1 lists the operations specified by these bits.

TABLE 12-1 RD BIT OPERATIONS

RD BIT				OPERATION
00	01	02	03	
0	0	0	0	No Action
0	0	0	1	DW1 - Data Write Byte
0	0	1	0	PW2 - Privileged Write Halfword
0	0	1	1	DW2 - Data Write Halfword
0	1	0	0	TFL - Data Write Byte, No ECC
0	1	0	1	ENACLK - Enable Destination Clocks
0	1	1	0	PW4 - Privileged Write Fullword
0	1	1	1	DW4 - Data Write Fullword
1	0	0	0	Undefined
1	0	0	1	RAS - Read and Set
1	0	1	0	PR2 - Privileged Read Halfword
1	0	1	1	DR2 - Data Read Halfword
1	1	0	0	REL - Read Error Logger
1	1	0	1	IR - Instruction Read
1	1	1	0	PR4 - Privileged Read Fullword
1	1	1	1	DR4 - Data Read Fullword

Microinstructions are clocked on the trailing edge of CLK.

Decoded Memory (DMEM) is generated from RD00:03 on Sheet 4. Processor-to-Memory (PMEM) is asserted by DMEM0, a gated decoded instruction read (GGDF0), second part of instruction read (2IRO), gated second instruction read (GSIRO) or calculate memory address read halfword (CMR20).

Memory operations are more finely resolved on Sheet 6 where the result of the decoding is latched in a pair of quad-D registers. On power up/down, the registers are initialized reset by D System Clear (DCLR0). Latching is done on the leading edge of CLK1E and the clocking is inhibited if Processor Data Unavailable (PDUAO) is active. PDUAO is always enabled/disabled on the trailing edge of CLK.

The quad registers store the following information about the memory access: Both Instruction Read (FBIR), Odd Instruction Read (FOIR), Even Instruction Read (FEIR), Read (FRD), Even Data (EVDAT), and fullword data. Instruction read accesses are contained in Set Calculate Address Part 1 (SCAP11), which is a function of GDIRO and inhibited by ROM Stop (RSTOPOA). A Read operation is an active RD001 or CWRO - change write to a read. A write is the complement of the read, provided the Instruction Register flip-flop (FINRO) is reset. Fullword data is signaled when RD011 and RD021 are both active and halfword data is signaled when either of these bits is inactive. CMR20 and DMEMO serve as a gate enabling function.

On instruction reads and halfword data operations, program address bit 30 (PAR30) indicates whether or not the instruction to be fetched or the halfword data operation is on a fullword address boundary. If the instruction lies on a fullword boundary, FBIR is toggled set and a fullword is accessed. The first 16 bits of the readout are loaded in the instruction register and the second 16 bits are loaded in both halves of the Memory Data Register (MDR). If the instruction resides on an odd boundary (PAR 301 active), FCIR is toggled set, the halfword is accessed, and the second Instruction Read flip-flop (FSIR) is set on the trailing edge of MCLK0. The accessed 16 bits are stored in the instruction register and, if the instruction is not of a short-format (RRO inactive), GSIRO is generated and FEIR is toggled set on the next available CLK1E. The even halfword is accessed and loaded into both halves of the MDR. If the instruction fetched from the odd halfword is a short (16-bit) format (RRO), FEIR and GSIRO are not enabled and memory is not accessed.

On a halfword data operation that is to be executed on a fullword address boundary, EVDAT gets set. For a halfword read, memory bus data bits 00:15 are loaded into 16:31 of the MDR, and for a halfword write, bits 16:31 of the MDR are asserted on memory data lines 00:15.

Outputs of the quad-D registers and their logical combinations generate Fullword (FW) and Read Fullword (RDFW). Gated Read (GRD) is generated from FRD when PDUA1 is active or HALTO is high.

12.4 LOCAL/SHARED MEMORY

Local and shared memory are accessed over the same memory address and data buses. An access is initiated by activating an ERO line. Each memory has a dedicated ERO line - Local ERO (LERO) and Shared ERO (SERO), Sheet 4. In addition, each memory has a dedicated busy line - Local Memory Busy (LMBSYO) and Shared Memory Busy (SMBSYO) controlled by the respective memory. The Data Unavailable (DUA0) line is common to both.

LERO and SERO (Sheet 4) can be activated by the processor, the Memory Address Translator (MAT), or by an EDMA device.

12.5 PROCESSOR-TO-MEMORY

Figure 12-2 shows waveforms for a processor-to-memory operation. All processor accesses are to local memory unless Processor to Shared Bank Controller (PSBCO), Sheet 4, is active. On a processor-to-memory operation (PMMEM1), if an EDMA bus operation is not pending (HALTO high), the Enable MAT Access (ENMAAO), PSBCO, and LMBSYOA lines are inactive, and LERO is pulsed low by FER1 if the Change Write to Read line (CWRO) is high. If PSBCO is active, SERO is gated low by FER1. In either case, if CWRO is low, no FRO can be sent.

If the processor must perform a MAT access of memory, ENMAAO active inhibits the CPU path to the ERO lines and enables the MAT path. Here again, PSBCO determines whether LERO or SERO is to be gated.

Before an ERO line is pulsed, the processor has output the memory address and, in the case of a write into memory operation, the memory data. On a write to memory, DAWT1 has been decoded and the write line (WRTO) enabled. In addition, Load Write (LWRT0), Sheet 7, outputs the memory data bits of the MDR to their respective MDS lines. For an even data halfword write (EDAT1), Load Halfword Write (LHWRT0) steers MDR bits 16:31 to MDS00:15.

For a processor read from memory, MDSB0, MDHSA1, and MDLSA1 (Sheet 7) steer the readout into the appropriate half or halves of the MDR. Memory Data Register Low Clock and High Clock, (MDLCK0 and MDHCLK0) toggle the MDR halves as a function of A1B11. MDR is loaded on the rising edge of MDLCK0 and MDHCLK0. MDHCLK0 pulses low for an RDFW, FBIR, or FEIR, and MDLCK0 during an FEIR or GRD. Note that the MDR clocks are present until FDU A is reset. When FDU A resets, the memory operation decode register changes state and disables the MDR toggles.

Periodically, the memory requires time to perform a refresh which is under the control of the memory logic. The memory cycle-steals a refresh cycle by asserting its memory busy line. As long as a busy line is active, no access to memory is attempted.

12.6 PROTOCOL LOGIC TO ACQUIRE THE EDMA BUS

Bus occupancy on the EDMA is controlled by the EDMA Protocol Logic. Figure 12-3 shows the signals and nominal timing generated by the logic in response to a request for bus occupancy. The Extended Request (XREQ0) line, common to all devices on the EDMA, is activated by a device that wants to use the bus. An active XREQ0 results in a QUE0 which queues and synchronizes the requesting EDMA device to the protocol timing. Transmit Priority Chain (TPCO) is then sent. TPC0 is connected to each device in a daisy chain fashion. A device that has not been queued sends TPC0 to the next device on the bus. A queued device does not transmit TPC0. The EDMA device that has captured TPC0 now must activate the Local Memory Request line (LMREQ0) if

it desires access to local memory; otherwise, the access will be interpreted as that for shared memory. The device that has captured TPC0 is granted the EDMA only when the Start of Transmission (SOT) signal is received from the protocol logic. When the device is finished with the bus, it signals the protocol logic by sending an End of Transmission (EOT) signal, not shown in Figure 12-3.

The protocol logic is found on Sheet 6. It is separated into two parts:

1. Three flip-flops (two D and one J-K) toggled by an LC oscillator, and
2. A quad-D register connected as a ring counter that is toggled by a separate L-C oscillator.

1681




Figure 12-3 EDMA Protocol

Each oscillator is adjusted for a nominal 60 ns period. Figure 12-4 contains the waveforms for the protocol logic.

On power up/down, the C net of System Clear (CCLR0) inhibits the upper oscillator and forces the two D flip-flops clear. System Clear (SCLR1) (Sheet 8) forces FPC reset through Reset C (RESCO). This initialized state inhibits the lower oscillator and holds the quad-D register cleared. In the idle state, the clock inputs to all registers are low.




Figure 12-4 EDMA Protocol Logic Waveforms

On XREQ0, the forced clear is removed from the D flip-flops, and the upper oscillator is enabled. On the first rising edge of the buffered output of the oscillator, QUE0 is enabled and terminated on the next rising edge and the enabling of the lower oscillator starts. The next falling edge sets FPC which gates TPC0. FPC0 disables the upper oscillator, forcing the D flip-flops reset and removes the low from the clear inputs of the quad-D register. This register also changes state on the rising edge of the buffered oscillator output. TPC0 is disabled when FPF is set. SOTO is gated when FPG is set and terminated by the cleared state of FPH.

The protocol logic returns to the idle state when RESCO goes active. RESCO (Sheet 8) is pulsed low by the protocol oscillator (PROSC1) during the interval when FPG is set and FPD reset. A reset FPC disables the lower oscillator, holds the quad-Ds cleared, and allows another protocol sequence to start if XREQ0 is active.

The width of TPC0 is increased if an EOT has not been received in response to the previous SOTO to clear FEOT (Sheet 8). Hold Start (HOST1) inhibits the transmission of SOTO (Sheet 8) if a burst mode to local memory is being executed; or if an EDMA device is waiting for an answer from memory [(FLADR+FLADRA)•FERD+DMASEL•FERD+ENACSC].

Test points are available for maintenance and factory use.

P5 pull-up resistor = TPH, TPC, TPE, and TPF
GRD = TPD

NOTE

TPC and TPD are normally strapped.

12.7 EDMA BUS TRANSMISSIONS

When the selected device has received an SOTO, it must output an address and a memory control field followed by a Load (LOAD0) pulse. If the access is a read from memory, LOAD0 is accompanied by an End of Transmission (EOT). If the access is a write, EOT is not sent with the address LOAD0; rather, after the address, the device outputs a halfword of data followed by a LOAD0. On a halfword write, an EOT is sent with this LOAD0. However, on a fullword write, an EOT is not transmitted until the device outputs the second halfword, and then outputs a LOAD0 with EOT. (Refer to Figure 12-5).

When a memory outputs a halfword readout, it also sends two bits to identify the responding memory, a parity error bit, and a memory malfunction bit. This is followed by an Answer (ANS0) pulse. On a fullword read, another halfword is sent, also followed by an ANS0.




Figure 12-5 EDMA to Memory

12.8 EDMA TO MEMORY

An EDMA request to memory is indicated by XREQ0 (Sheet 2) which is activated by the EDMA device (refer to Figure 12-6) and directly sets FMREQ. The state of FMREQ is synchronized by the edges of A1B11 (Sheet 2) and the double-ranked quad-D registers to the processor timing. On synchronization, HALT is generated to prevent the processor from accessing local memory on the next available memory cycle. When the device is granted the EDMA bus via SCT0, FSCT is set and generates LDMALO (Load EDMA MAR) (Sheet 7) and enables the ILDMAO (Increment or Load MAR) gate. FSOT also enables the D input of FLADR (Load EDMA Address Register) (Sheet 2).

The EDMA transceivers, memory address register (EDMAR), the data register (EDMA MDR), LMA bus drives, and the data bus logic are found on Sheets 15-18.

FLADR sets on the leading edge of LCAD0. ILDMAO goes high to load the memory address; HOST1 goes active; and the memory control field (DMA15:17) is loaded into the D registers (Sheet 5). In addition, the state of FLADR is synchronized to the processor timing. If the stored DMA15:17 bits indicate a read from memory (FERD1), the trailing edge of SCLK1 enables DMASEL if memory is not busy. The decision to select DMA to local memory (DMALM1) or DMA to shared memory is determined by the FLMRQ0 state which was set by SOTO. A low FLMRQ0 is an EDMA to local memory and a high to shared memory. However, if a read of memory is not indicated (FERD0), EEDCLK0 (Even EDMA Data Clock) is low (FLADRA0 inactive), and/or if a halfword write is to be performed (FEFW0 and DL301D), OEDCLK0 (Odd EDMA Data Clock) is low (Sheet 7). The leading edge of the LOAD0 for the first halfword of data sets FLDARA (Load EDMA Data A) and the data loaded into the EDMA MDR and FLDARA0 keeps HOST1 active. The state of FLDARA is also synchronized to the processor clocks for a write halfword. On synchronization, DMASEL would be asserted on the trailing edge of SCLK1 if the memory is available.

If the EDMA request is neither a read nor write halfword, a fullword write is indicated (FEFW1). With EDMA Fullword Write (EFWRT1) active, OEDCLK0 is low. On the leading edge of the second data halfword LOAD0, FLDARB toggles set and OEDCLK0 clocks the data into the lower half of the EDMA MDR. The state of FLDARB is synchronized to the processor timing. On synchronization, DMASEL1 is asserted on the falling edge of SCLK1 if the memory is available.

When DMASEL1 goes active, the skip logic comes into play to modify the processor timing as described in Section 12.2. DMASEL1 and DMBZY1 (the latter on Sheet 2) perform the first skip; FDUSKP1 and FER0 perform the second skip.

For a write operation, DMASEL1 and FERD0 enable WRTO to memory (Sheet 4) and DMAWRTO (Sheet 7) to output the EDMA MDR to the memory data bus (Sheet 7). An EDMA halfword operation to memory is signaled by DMAHWO (Sheet 5).




Figure 12-6 EDMA to Memory - Halfword Read

For a read operation, FERD1 and FERDOA (Sheets 17 and 18) steer the MCS. This data register is loaded on the trailing edge of CLK1D during DDUA1 (DMA Data Unavailable) via EEDCLK0 and OEDCLK0 (Sheet 7) lines to the EDMA MCR input.

CLSO is asserted immediately after DMASEL1 goes high by DMBZY1, FBO, and FSCLK1 (Sheet 2). CLSO directly clears FMREQ, FSOT, and the LMRQ0 latch. This signal also gates CLADO (Clear Address and Data flip-flops) (Sheet 7) to clear FLADR, FLDARA and FLDARB if a Burst Read (BRTRD0) is not being processed.

On an EDMA read, the memory to EDMA control logic (Sheet 5) (Figures 12-6 and 12-7) will transmit the readout to the EDMA device. The output of the 5-input NOR gate is normally low. It goes high for an EDMA read (FERD1) but not a burst mode (BRST1) during an active DDUA0. At this time (CLK1), the J-K flip-flop sets to generate ENCSCO (enable oscillator). The set state also removes the low clear on the 3-stage Johnson counter. ENAOSCO starts DOSCO (DMA Oscillator) (Sheet 3) and enables the transceiver via ENLAND0 for ANSO. The state of the Johnson counter and the steering logic on Sheet 8 generate EMDENB0 (Even Data Enable), OMDENB0 (Odd Data Enable), and DANS1 (DMA Answer). DANS1 drives the ANSO line of the transceiver. The transceivers that transmit the answer to the EDMA are enabled by ENXCVRO.

1688-1




Figure 12-7 LM to EDMA Answer - Fullword Read

For a fullword read, EMDENB0 is activated when FDA sets and DANS1 is activated by FDB1. These signals terminate when FDC sets; this enables OMDENB0. DANS1 is again enabled when FDA resets. Both OMDENB0 and DANS1 are disabled when FDB clears.

For a halfword read from an even memory address boundary, EMDENB0 outputs the data to the EDMA device. On a halfword read from an odd boundary, OMDENB0 enables the data to the EDMA bus.

The oscillator is stopped by logic that examines the memory mode of operation and the state of the counter. For a halfword or fullword read, FNOSCO is driven high when the last ANSO pulse is disabled. The J-K flip-flop that disables ENOSCO clears the J-K that began the sequence. The reset state of this J-K initializes the counter and the last J-K is forced to the clear state.

A burst mode operation on the EDMA bus requires handshaking between the processor and the requesting device. This handshaking is performed over the LOAD0 and ANSO lines. The requesting device always sends LOAD0 and the processor sends ANSO.

In a burst read mode and in response to ANSO, the device transmits LOAD0 to the processor to indicate that the device is ready to receive another fullword. If the device requires no additional data, it then transmits EOT to signal the end of the burst read mode.

In a burst write mode, the processor transmits an ANSO to indicate that it can handle another fullword of data to store in memory. In response, the device transmits a fullword of data. With the last fullword to be written in memory, the device also sends EOT to signal the end of the burst write mode.

The first fullword write of a burst write operation begins as a normal EDMA fullword write to local memory. However, when ST1 pulses high because of CISO and BRWRT1 (the decode of the EDMA memory operation field) direct sets the J-K flip-flop to enable the oscillator (ENAOSCO), DCSCO toggles the Johnson counter and FDA1 gates DANS1 (Sheet 8) to output ANSO through the enabled transceiver. The device responds with two halfwords of data and two LCAD0s. With BRWRT0 and FEFW1 active, the LOAD0s set FLDARA and FLDARB in turn and another EDMA to local memory request is synchronized to the processor timing. ENAOSCO is disabled after ANSO and the local memory to EDMA control logic is initialized reset. During the first fullword store of the burst write, DDUA1 and CLK1F toggle FBRWRT set. When the device transmits the last fullword of the burst write, it also sends EOT which, with BRWRT1, changes the memory control field from a burst write mode to a fullword write. The last fullword is then stored as a normal fullword write.

If a Burst Read (BRTRD) mode is decoded, CLADA0 is inhibited from being pulsed by ST1 (Sheet 7). As a result, FLDAR remains set, still synchronized to the processor timing. During the first fullword read of the burst read, DDUA1 and CLK1F toggle FBTRD set. At the same time, ENAOSCO is enabled to output the first fullword of data to the device. When FDA sets, CLADA0 is enabled to clear (FLADR) and disabled when FDAA sets. The fullword of data is transmitted to the device as for a normal EDMA fullword read. In response to ANSO, the device sends a LOAD0 to signal for another fullword read. If LOAD0 is not returned before the next memory cycle becomes available, due to the fact that FLADR resetting is delayed, FLADR1 is still stored in the quad-D register (Sheet 2). DMASEL remains active and the next fullword is read from memory. During this access, FDRDY gets set to indicate that valid data resides in the EDMA MDR. Whenever FLADR is toggled set by the handshaking LOAD0, ENAOSCO is enabled by FBTRD1oFLADR1oFDRDY1. On the last fullword transmission of a burst read, the device sends ECT which gets synchronized as FQEOT (Sheet 2) and changes the EDMA memory control field to a fullword read.

The EDMA memory address register is incremented (ILDMA0) during burst modes on the trailing edge of DDUA1 after FSOT is cleared (Sheet 7).

12.9 CLOCK STOPS

Clock stops are used to inhibit microprocessor clocks for an event requiring more than one clock period. There are three types of clock stops that suspend different levels of processor functions. Destination clock stops (DSTOP) inhibit the loading of data into a destination register. ROM clock stops (RSTOP) inhibit the loading of a new microword into the ROM data register and prevent the CSAR address from changing. Memory clock stops (MSTOP) stop all microprocessor functions. DSTOP and RSTOP are forced active by MSTOP. Refer to Sheet 9 of Functional Schematic 35-770D08 during the following breakdown of the signals causing DSTOP and RSTOP.

MFAULT0	Memory fault causes DSTOP to inhibit the loading of destinations after a memory fault. This condition remains in effect until the memory fault is serviced.
BRANCH0	Branch causes DSTCP to prevent the loading of random data into random registers.
OPTSTF0	Option stop causes both DSTOP and RSTOP during operations with the High Performance Floating-Point Processor (HPFPP). Option stop remains active until the HPFPP operation is complete.

AFINRO This signal causes DSTOP during the second half of the RX squared calculate address. This signal prevents the source string address contained in the shift register from being destroyed.

CMR20 This signal causes DSTOP and RSTOP during the calculate address of the RX3 or RI2 formats.

IOSTOP0 I/O operation in process stop. Both DSTOP and RSTOP are made active until the I/O Sync is received.

2IRO This signal is generated during the beginning of the second part of the RX squared format address calculation and causes DSTOP to save the shift register contents.

AMSTOPO/BMSTOPO Memory contention signal that causes DSTOP and RSTOP during the period of contention.

RX2STPO Stop generated during calculate address of an RX2 format instruction. This stop causes RSTOP and allows the location counter to be incremented to point to the next instruction.

RX3STPO RX3 format calculate address stop that causes RSTOP to remain active.

CNTECO Counter not equal to zero. When the repeat counter is loaded, RSTOP remains active until the count is reduced to zero.

GMATSTOPO This signal activates both DSTOP and RSTOP when the MAT needs to access memory.

COMSTPO Communication stop asserts DSTOP and RSTOP for loading into the communication hardware assist board.

NOCNT0 Causes a DSTOP for one clock period if repeat counter is loaded with a zero value.

Memory Stop (MSTOP) occurs if a memory access is attempted by the processor (PMEM1) or the MAT (GENMAA1), and the desired memory is busy (LMBSY1/SMBSY1). MSTOP is also activated if the MDR is specified as a source (UMDR1) and a memory operation is in progress (PDUA1). In addition, the clock single-step control test feature causes FTIT1 as long as TRAPO remains active to control MSTOP. Depressing the advance pushbutton disables FTIT1 for one clock period. MSTOP also activates if the processor (PMEM1) is trying to activate a memory cycle but an EDMA port has won contention for the memory (HALT1).

12.10 INSTRUCTION REGISTER AND AUXILIARY INSTRUCTION REGISTER

The Instruction Register (IR) is a 16-bit register that is loaded with the user-level instruction to be emulated. The IR is broken into three major segments. An 8-bit operation code (OP CODE) defines the format (RR, RI, or RX) and an address location within the DROM on CPU-A. The DROM address extracts the microprogram address of the emulation sequence. Two 4-bit fields are called the user general register destination (YD) and the user general register source or index (YS). These 4-bit fields select one of 16 general registers on the CPU-B board.

The Auxiliary Instruction Register (AIR) is a 12-bit register used during the RX squared format instructions. (Refer to Sheet 12 of 35-770D08.) The first eight bits are the operation modifier code. The remaining four bits are used by the microprogram as a data constant. The AIR may be examined by unloading the YSI field of the IR after the calculate address of an RX squared format. After reading the contents of the AIR, it is cleared.

12.11 FORMAT DECODING

Format decoding controls the operation of the calculate address. There are four basic formats of user-level instructions, register-to-register (RR), immediate data-to-register (RI), memory data to register (RX), and string manipulation (RX squared). The format type is decoded from the OP CODE portion of the IR. The 8-bit OP CODE field is used to select a 4-bit word within the format ROM. The state of the four data outlines determines the format currently being executed. The RI1 format is implied by the default (all four outputs inactive) of the format ROM outputs. The format ROM output that indicates an RX format is further decoded into three RX formats: RX1, RX2, and RX3. The state of MDR bits 00, 01, and the RX format ROM output selects one of the three RX formats.

12.12 CALCULATE ADDRESS

The calculate address is initiated by a microprogram specified Instruction Read (IR). The calculate address logic resolves the Instruction Read (IR). The calculate address logic resolves the format requirements of the current user instruction being executed. At the conclusion of the calculate address, the following conditions exist, depending on the selected instruction format:

- RR The Shift Register and the MAR equal the contents of the general register specified by the YS field.
- RI1 The Shift Register and the MAR contain the 32-bit data resulting from the addition of the contents of the general register specified by the YS field and the sign extended least significant 16 MDR bits.

- RI2 The Shift Register (SR) and the MAR contain the 32-bit data resulting from the addition of the contents of the general register specified by the YS field and the full 32 bits of the MDR.
- RX1 The Memory Address Register (MAR) and the SR contain the program address of the second operand data contained in memory. This address is the result of adding the sign extended least significant 16 bits of the MDR and the data contained in the general register specified by the YS field.
- RX2 The MAR and the SR contain the program address of the second operand data contained in memory. The program address is the result of adding the contents of the general register specified by the YS field, the sign extended least significant 16 bits of the MDR, and the incremented contents of the location counter. Bits 0:19 of the SR are undefined.
- RX3 The MAR and the SR contain the program address of the second operand data contained in memory. The program address is the result of adding the contents of the general registers specified by the YS field and MDR bits 4:7 and the least significant 20 bits of MDR. Bits 0:19 of the SR are undefined.
- RX Squared The SR contains the program address of the source data string. This address is generated during the first half of the RX squared format in the same manner as defined by the RX1, RX2, or RX3 formats. The MAR contains the program address of the destination data string. This address is generated during the second half of the RX squared. The address contained in the MAR is the result of addition in the same method as RX1, RX2, or RX3.

The microword contained in the RD register during the calculate address is an Add operation. The SR is the destination. The general register specified by the YS field is the A bus source, and the MDR is the B bus source. Instruction Read and MDR sign extend are also specified. The MAR is forced to be a destination during calculate address.

Figures 12-8 through 12-15 are examples of the logic sequences during calculate address. All the figures show examples when there is no memory contention. The microprogram and the calculate address are suspended as required (MSTOPO). Refer to Sheets 10 and 11 of 35-770D08 during this description.

Figures 12-8 and 12-11 depict the sequence required for RR, RX1, or RI1 formats. Figure 12-12 differs in that the fullword instruction (RX1, RI1) starts on a halfword boundary and must therefore initiate two memory cycles to fetch the required 32 bits. GDIR1 becomes active when the microword specifies an IR and if no repeat counter operation is in progress or no interrupts were queued during the previous instruction execution. The next CLK1 causes a memory read to the address specified by the Location Counter (LOC). The LOC is incremented (ILOC) at the trailing edge of CLK1. The ALIR1 flip-flop is direct set during CLK1. This allows the IR to be loaded when the memory data is available (DUA0). The FINR1 and CAP1 flip-flops are set at the trailing edge of CLK1. The format of the instruction is determined by the contents of the IR (if it is an RX format) and MDR bits 0 and 1. The instruction format determines if DISA0 or DISB0 is active. Disable the A Source (DISA0) is active on RX or RI formats if the YS field of the IR is zero. When the YS field is zero, no index value is to be added. When DISA0 is active, the A bus source data is forced to be inactive. This results in the MDR being added to zero. RR format instructions disable DISA0. The YS field equal to zero is a valid A bus source for RR instructions. Disable the B Source (DISB0) is made active by the RR instruction format. The MDR is specified by the microword to be the B source data. The MDR is invalid for RR instructions. DISB0 forces the B bus data to be inactive. The contents of the general register by YS are added to zero. The LOC is incremented (ILOC) on the first clock after CAP1 is set by FCP1 if the format is not RR. FCP1 ensures that ILOC occurs for only one clock period.

In Figure 12-11, in addition to the previous description, GSIRO becomes active on the same CLK1 that FINR1 sets. GSIRO indicates that a second read is initiated. The data contained in the MDR is not valid until the second read, when memory data is available. The calculate address is suspended until the MDR is valid. The GDIRO signal is inhibited by the RR format decoding.

The final CLK1 of the calculate address loads the SR and MAR with the result of the microinstruction Add operation. The CSAR is loaded on the leading edge of CLK1 with an X'007' if a memory fault occurred during the calculate address or if the instruction in the op-code is not an exercised option; e.g., HPPFP. If no memory fault exists and if the instruction is legal, the D1 address vector, as selected by the op-code data, is loaded into the CSAR.

Figures 12-9 and 12-12 are examples of calculate address for the RX2 format. The RX2 format starts the same as RX1 and is decoded during FCP1 and causes RX2STP0. RX2STP0 keeps CAP1 from resetting on the next MCLK1A. This allows LOC to be incremented before it is added into the address calculation. The MDRE0 signal becomes active during CAP1 when the RX2 format is decoded. The MDRE0 causes the MDR data on the CPU-C to be added to the incremented LOC which is available on the output of the PA multiplexor. The MDR source data on the B bus reflects the results of the addition. The SR and MAR are loaded with the results of adding the contents of YS and the MDR adder output. Figure 12-12 shows the effect of GSIRO on the RX2 format.

Figures 12-10 and 12-13 are examples of calculate address for 48-bit instructions, RX3 and RI2. RX3 and RI2 format instructions use the full 32-bit MDR to complete the calculate address. The calculate address for RX3 and RI2 formats is in two parts, defined by CAP1 and CAP2. During CAP1, the LOC is incremented, the format is decoded, and the contents of the general register specified by the YS field are loaded into SR and MAR. The B bus source data is disabled (DISB0) as it was during RR formats. RX3STP0 suspends the microprogram during the CAP1 cycle. CMR20 and CAP21 become active on the same MCLK1 that CAP1 resets. CMR20 causes a halfword memory read to fetch the remaining 16 bits for the least significant 16 bits of the MDR. CMR20 also causes the LOC to be incremented to reflect the 48-bit instruction length. The RI2 format causes the 32-bit MDR, when it is valid (DUA0), to be added to the contents of YS and is loaded into SR and MAR. The RX3 format causes MDRE0 to become active, enabling the MDR adder on the CPU-C. CAMA0 goes low when CMR20 is inactive and CAP2 is active. This selects the contents of the MAR on the outputs of the FA multiplexor of the CPU-C. During CAP2, with the RX3 format, X20 goes low, enabling MDR bits 4:7 to select the second level index general register. The final clock of the calculate address loads the added result of the contents of the general register specified by MDR bits 4:7 and the MDR adder output. The MDR adder output consists of the contents of the MDR and the contents of the general register specified by YS, which was loaded into the MAR during CAP1. The most significant 12 bits of the MDR adder output are undefined. Figure 12-13 shows the effect of GSIRO on 48-bit formats. GSIRO is caused by starting the instruction on a halfword boundary.

The RX squared instruction format requires two calculate address sequences. Each calculate address operation is essentially an RX format calculate address. The back-to-back calculate address sequences may each be RX1, RX2, or RX3 format. The result of the first calculate address is contained in the SR. The second result is loaded into the MAR. Figures 12-14 and 12-15 are examples of the RX squared format calculate address. Figure 12-14 shows the sequence for an RX1 followed by an RX1. Figure 12-15 shows an RX1 followed by an RX3. In either figure, there are few differences between the previously discussed RX format calculate address and the individual RX formats calculated in the RX squared. The MCLK1 that causes CAP1 to reset in the first calculate address loads the SR and MAR with the RX1 address data. 2IRO becomes active because of the RX squared format. BLIR1 sets on the leading edge of MCIK1 and the memory read for the second RX format is started. ALIRCK0 enables the Auxiliary Instruction Register (AIR) and the YS field of the IR (Sheet 12 of 35-770D08) to be loaded when the memory data becomes available. DSTOP0 is held active by 2IRO and AFINR1. This prevents the address data contained in the SR from being overwritten. MARSTP1 enables the MAR to be loaded when DSTOP is active.

The Length Counter (Sheet 11) is incremented each time the LOC is incremented. This provides an instruction length count at the conclusion of calculate address. The length counter is cleared at the beginning of each instruction read.




Figure 12-8 RR, RX1, or RI1 Format (Instruction on a Fullword Boundary)




Figure 12-9 RX2 Format (Instruction on a Fullword Boundary)




Figure 12-10 RX3 or RI2 Format (Instruction on a Fullword Boundary)




Figure 12-11 RI1 or RX1 Format (Instruction on a Halfword Boundary)




Figure 12-12 RX2 Format (Instruction on a Halfword Boundary)




Figure 12-13 RX3 or RI2 Format (Instruction on a Halfword Boundary)





Figure 12-14 RX Squared (RXX) Format (RX1 Followed by RX1) (Instruction Starts on a Fullword Boundary)



**Figure 12-15 RX Squared (RXX) Format (RX1 Followed by RX3)
(Instruction Starts on a Fullword Boundary)**

12.13 REPEAT COUNTER

The repeat counter (Sheet 11) is a 6-bit down counter which provides the ability to repeat a microinstruction up to 64 times. This is accomplished by loading the counter with the complement of the data on the S bus. Once the counter is loaded, RSTOPO is forced active by CNTE00 until the counter is empty. The counter's count is decremented by one for each CLK1F if MSTOP and OPSTOFO are not active.

12.14 B BUS MULTIPLEXORS

The B bus multiplexors on the CPU-D (Sheet 14) provide the B source information when I/C, LENGTH, YSI, or YDI is specified by the microinstruction. The contents of the AIR and either LENGTH, YSI, or YDI are provided once after an RX squared format calculate address has occurred. After the AIR has been read, it is cleared and then provides the inactive data bits 16:27 for LENGTH, YSI, and YDI. The most significant 16 bits of the 32-bit CPU-D B bus source are supplied by the CPU-B board as inactive data bits.

12.15 I/O SYSTEM

The I/O system provides the ability for the microprocessor to communicate with devices external to the processor. These devices and their controllers are connected to the I/O multiplexor bus. Refer to Sheet 13 of 35-770D08 during this description. The I/O multiplexor bus consists of a 16-bit bidirectional data bus and nine control lines.

Figure 12-16 shows an example of an I/O output operation. This sequence applies to the device addressing (ADRS), transmission of data to the device (DA), and transmission of command data (CMD). When a microinstruction specifies I/O as a destination, IOSTOPO becomes active. IOSTOPO causes RSTOPO (Sheet 9) which suspends the microprogram. This is necessary to hold the data on the I/O bus until the operation is complete. The trailing edge of the first MCLK1 causes FDATO to become active. FDATO enables the I/O data bus transceivers and the data on the S bus is placed on the I/O multiplexor bus. The next MCLK1 causes FCOUT to become active. FCOUT causes the I/O output control line, selected by RD bits 29, 30, and 31, to become active. When the I/O control line becomes active, the device, if selected, responds with SYN0. The first leading edge of MCLK1 after the receipt of SYN0 causes the BSYNO (13K2) flip-flop to set. On the trailing edge of the MCLK1 causing BSYNO to set, FSYNO sets. When FSYNO becomes active, IOSTOPO becomes inactive, allowing the microprogram to continue. The trailing edge of the MCLK1 following the setting of FSYNO causes FCOUT0 and FDATO to reset, completing the operation.




Figure 12-16 I/O Output Operation (ADRS, DA, CMD)

Figure 12-17 is an example of an I/O input operation. The sequence shown applies to request for device status (SR), request for data from the selected device (DR), and acknowledge interrupt (TACK). When a microinstruction specifies I/O as a source, IOSTOP0 becomes active suspending the microprogram until the data is received from the selected device. FCINO sets on the leading edge of MCLK1 after IOSTOP0 becomes active. FCINO enables the received data through the data transceivers. The selected device responds by causing SYNO to be active. When SYNO is active, the data from the device is valid on the I/O data bus. The leading edge of the MCLK1 following the receipt of SYNO causes the BSYNO flip-flop (13K2) to set. On the trailing edge of the MCLK1 after BSYNO sets, FSyno sets. When FSyno becomes active, IOSTOP0 becomes inactive, allowing the microprogram to continue. The clock following the setting of FSyno becomes the destination clock for the input I/O operation.

The acknowledge interrupt control has four outputs. These are used for the four possible I/C interrupt priority levels. The TACK lines are controlled by PSW27 and PSW26. When COMM is the device to be acknowledged, TACK00 is forced regardless of the state of PSW27 and PSW26.




Figure 12-17 I/O Input Operation (SR, DR, TACK)

12.16 MNEMONICS

The following is a list of the mnemonics found on the CPU-D board. The 35-770D08 schematic location and a brief description of each signal are provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
ACLRO	A clear signal on power up or down	2H1
ADRSO	Address control line for I/O bus - selects specific I/O controller	13D6
ADV0	A device signal which defeats the RSTOP caused by TRAP0 from CPU-A Test Aid	9D1
AFINR	Auxiliary instruction read flip-flop - used during second RX format of RXRX instruction	10D2
AIR00:11	Auxiliary instruction register - bits 00:11 contain second RX format op-code and YD fields	Sheet 12

MNEMONIC	MEANING	SCHEMATIC LOCATION
AIRQO	Auxiliary instruction register queue - allows AIR to load second RX information	10L4
ALIRO	A load instruction register flip-flop signal - defines the loading of IR as opposed to the AIR	10M5
ALIRCKO	Auxiliary IR clock	10R5
AMDR001	Auxiliary MDR bits use no instruction decoding for calculate address	3M7
AMDR011		3M8
AMDRCKO	Auxiliary MDR clock for loading the YS field	7J5
AMSTOPO	A memory stop - inhibits MCLK, RCLK, DCLK	9F4
ANSO	Answer - EDMA bus control sequel generated when either local or shared memory is read from	8K7
ASEL1	Select line for CPU-D board B bus source data	14H9
A1B10	A timing pulse generated from CPU clock generator logic	9L4
A1B11	A timing pulse generated from CPU clock generator logic	9L4
A1B11A	A timing pulse generated from CPU clock generator logic	9L4
B161:311	B bus signals	Sheet 14
BCLRO	B clear signal on power up or down	2H2
BCNTO	Board control signal - use to load data into the communication option board.	13C6
BLIR	B load instruction register flip-flop - defines the load time for the AIR as opposed to the IR	10M5
BMSTOPO	B memory stop signal inhibits MCLK, RCLK, DCLK	9F5
BRANCHO	Branch - decoded from microcode	9G1

MNEMONIC	MEANING	SCHEMATIC LOCATION
BRST0	Burst mode decoded from EDMA bus - defines EDMA mode of data transfer where more than one halfword is transferred	5N8
BRTD1	Burst read mode decoded from EDMA bus	5J6
BWRT1	Burst write mode decoded from EDMA bus	5J7
CACLK1	Calculate address clock - allows either the exit from calculate address or the second RX fetch in RXX format	10M7
CAIR	Clear auxiliary instruction register flip-flop - clears the AIR so that 4-bit sources do not continue to display the AIR	12K4
CAMA0	Calculate memory address - used by the CPU-C to cause the MDR adder to use the MAR rather than LCC	10G4
CAP1	Calculate address part 1 - used by all formats of instructions. Calculate address is completed on all 32-bit or less length instructions.	10G2
CAP2	Calculate address part 2 - used by 48-bit format instructions	10G4
CAR261	A carry line for the EDMA MAR	15J6
CASTOP0	Calculate address stop - while active, the processor is suspended in calculate address.	10M6
CCLRO	C clear signal on power up or down	2H2
CLADA0	Clear address and data registers for EDMA to memory	7H1
CLFLRO	Clear flag register	13H7
CLK1	Nonstoppable processor clock	9N5
CLK1A:1F	Nonstoppable processor clock	Sheet 9
CLRDY0	Clear ready flip-flop	7E1
CLSO	Clear local memory request and start flip-flops	7D2

MNEMONIC	MEANING	SCHEMATIC LOCATION
CLSTAO	Clear MAT status register	7F8
CLSTO	Clear FSOT	2M8
CMDO	Command control line for I/O bus - define when data on the I/O bus is for command information	13E6
CMF20	Calculate address memory read half-word - during calculate address of 48-bit formats, a third halfword must be fetched.	10G5
CNTEC	Count equal to zero - use to inhibit a specified instruction read until the microcode counter on the CPU-A has been completed	11R7
COMMO	Communication module - decode of E field. Data on the S bus is gated into the I/O bus and loaded into the communication hardware assist board.	12E4
COMSTFC	Communication stop - causes an RSTCP and inhibits the microprogram	13D2
CWRO	Change write memory to read memory	4G6
CYDO	Clear YD field of the instruction register - decoded from the E field of the microinstruction	12E3
D000:150	I/O data bus	Sheet 13
DAO	Data available control line for I/O bus - validates data on the I/O bus being sent to the devices	13E6
DANS1	Answer to EDMA bus	8H5
DAWT1	Data write into memory	6D3
DCLKO	Destination clock	9N8
DCLRO	D clear signal on power up or down	2H1
DDUAC	EDMA data unavailable	4N2
DISAO	Disable A source data - used during calculate address to inhibit A source data when YS is equal to zero	10G8

MNEMONIC	MEANING	SCHEMATIC LOCATION
DISBO	Disable B source data - used during calculate address to inhibit MDR data when it is incomplete or when an RR format is executing	10D5
DISEXTO	Disable sign extension - disable the MDR sign extension during calculate address	11H2
DL081:171 DL181:291 DL301	EDMA MAR output - after buffering, these drive the LMA bus.	Sheet 15 Sheet 16, 15B9
DMA000:030	EDMA bus lines	Sheet 15
DMA040:150	EDMA bus lines	Sheet 16
DMA160:170	EDMA bus lines	5A9
DMABZ1	EDMA busy	2M7
DMAHWO	EDMA halfword mode	5H8
DMALM1	DMA to local memory	2K7
DMARSC	EDMA read and set - memory reads addressed location B EDMA and then restores the AW with the MSD bit set.	5H9
DMASEL	EDMA select flip-flop	2N6
DMASM1	DMA to shared memory	2K7
DMAWRTO	EDMA write	7R8
DMEMO	Decoded microinstruction memory operation	4F7
DMX080:150	EDMA bus lines	Sheet 15
DOITC	Allows the MAR to be loaded during the calculate address of RXX format instructions	10M7
DOSCO	EDMA oscillator for memory to EDMA control logic	5F1
DRO	Data request control line for I/O bus - validates data on the I/O bus to be loaded into the processor	13D6
DRFAULTO	Decoded reset fault	12E5

MNEMONIC	MEANING	SCHEMATIC LOCATION
DSTOPO	Destination stop - inhibits the system clock from loading a destination. DCLK is stopped.	9L1
DUAO	Data unavailable control line from local memory - while this signal is active, the data on the memory bus is invalid.	4B2
ED001:151	Tristate output of EDMA MDR and input to EDMA transceivers	Sheets 17, 1
EDAT1	Even data halfword memory operation	6D4
EEDCLKO	EDMA even data register clock signal	7N5
FFLDENG	E field enable	14F9
EFWRT1	EDMA fullword data write	2N4
EMDNEC	Enable even half of EDMA data register	8G1
EMDRO01:151 EMDR161	EDMA MDR outputs used for driving the MDS bus	Sheet 17, Sheet 18
ENAOSCO	Enable oscillator for memory to EDMA data transmission	5H3
ENCE1	Noncorrectable error from memory on an EDMA memory access	10D7
ENEXCO	Enable external oscillator - for maintenance purposes	9J7
ENMAAO	Enable MAT access	4G6
ENXCVRO	Enable transceivers for a processor-to-EDMA transceiver	8H2
ECTO	End of transmission control line in EDMA bus protocol	8H8
ERD1	EDMA read	5G7
EVDAT	Even memory data operation for CPU flip-flop	6G4
EXOSCO	External oscillator connection - for maintenance only	9F9

MNEMONIC	MEANING	SCHEMATIC LOCATION
FADV1	Advance flip-flop output in clock single-step control	9E2
FAULT0	Lights the FAULT lamp on the system control panel	12G5
FB	The B flip-flop of CPU clock generator	9J5
FBIR	Instruction read flip-flop indicating an instruction fetch on a fullword memory address boundary	6G1
FBRTD	Burst read flip-flop	5M6
FBRWT	Burst write flip-flop	5M8
FCIN	Input control flip-flop for I/O operation	13A5
FCOMM	Communication module flip-flop for I/O operation	13C3
FCOUT	Output control flip-flop for I/O operation	13H5
FDA	Flip-flop used for generating memory to EDMA bus signals	Sheet 5
FDAA	Flip-flop used for generating memory to EDMA bus signals operation	Sheet 5
FDAAO	Auxiliary FA used in the memory to EDMA control	5L2
FDAT	Data control flip-flop for I/O operations - data on the S bus is transmitted into the I/O bus.	13K4
FDB	Flip-flop used for generating memory to EDMA bus signals	Sheet 5
FDC	Flip-flop used for generating memory to EDMA bus signals	Sheet 5
FDECT	Detected end of transmission flip-flop used in burst read from local memory	2C9
FDRDY	Data ready flip-flop used for look-ahead in burst read from local memory	5L4
FDUA	Data (from local memory) unavailable flip-flop	4E2

MNEMONIC	MEANING	SCHEMATIC LOCATION
FDUSKF	Data unavailable skip flip-flop - causes an added 50 ns on the up time of CLK1	4E3
FEFW	EDMA fullword flip-flop	5G8
FEIR	Even address instruction read flip-flop - used when instruction read is started on a halfword boundary; suppressed on RR formats	6G2
FENCE	The flip-flop that stores state of ENCE1 on an EDMA access of memory	7N2
FFOT	End of transmission flip-flop	8K8
FER	Early read flip-flop	9J5
FERD	EDMA read flip-flop	5G6
FINR	Instruction read flip-flop	10G1
FLADR	Load EDMA address flip-flop	2J4
FLADRA	Load first halfword of EDMA data flip-flop	2M5
FLADRE	Load second halfword of EDMA data flip-flop	2N4
FLMRQ	Local memory request flip-flop	2G8
FMREQ	Memory request flip-flop	2D4
FNCEO	Noncorrectable error flip-flop indicates a detected multiple error during a processor memory read	10G6
FCIR	Odd address instruction read flip-flop - used when an instruction read occurs on a halfword boundary. Second halfword is fetched when FEIR is set.	6G2
FPA		
FPB		
FPC		
FPD		
FPE		
FPF		
FPG	EDMA protocol generating flip-flops	Sheet 6

MNEMONIC	MEANING	SCHEMATIC LOCATION
FPPFO	Primary power fail - this signal is generated on the CPU-A board and is used to generate an I/O device status bit during sense status.	13G6
FQEOT	EOT queued for burst read to memory	2G7
FRD	Memory read operation flip-flop	6G2
FSCLK1	Skew clock flip-flop	9F6
FSOT	Start of transmission flip-flop for EDMA to local memory	2F4
FSYN	SYNC flip-flop for I/O operations	13L5
FTIT1	When active, causes an MSTOP in order to provide the ability to single step through the microprogram	9G3
FW1	Fullword memory operation flip-flop	6H1
GBRANCHO	Gated branch	9G1
GDATE	Gate data from S bus to I/O bus	13K7
GDIRO	Gated decoded instruction read - this signal is generated on the CPU-A. When active, it indicates the attempt to initiate an instruction read cycle.	10A1
GENMAA1	Gated enable MAT access	4J6
GEOT	Gated EOT signal	8M8
GGDIR1	GDIPO is inhibited if the repeat microinstruction counter is not zero.	10D1
GMATSTCPO	Gated MAT stop	4J4
GRDO	Gated memory read	6L3
GSIRO	Gated second instruction read - queueing of the requirement for a second memory read when the instruction fetch is on a halfword boundary	6N2
HALTO	Halt honoring processor memory request	2K5
HOST1	Hold EDMA protocol oscillator stopped	8N2

MNEMONIC	MEANING	SCHEMATIC LOCATION
I40	Increment MAR by 4 - an E field decode	12E3
ILDMA0	Increment or load EDMA MAR	7N4
ILOCO	Increment LOC - this signal occurs during the calculate address sequence.	10C7
IMAR	Increment MAR by 4.	12J8
INHFSO	Inhibit false SYNC test point - disables the generation of the I/O false SYNC escape	13N1
IO161:311	IO data bits received from multiplexor bus	Sheet 13
ICOP1	I/O operation has been specified by the microinstruction.	13K5
IOSTOP0	IO stop to inhibit RCLK - prevents the microinstruction from changing during I/O operations	13L6
IRD001:151	Instruction register input data lines that represent the CP CODE, YD, and YS fields	Sheets 3, 12
IRXX0	Used in the calculate address logic to inhibit the end of the calculate address sequence on the first format completion of an RXX format instruction	10N2
LCTRO	Load repeat counter	12N8
LDICO	Load I/O	12N9
LDMALO	Load EDMA MAR	7M3
LEN271:301	Length register bits	11N2
LERO	Local memory early read	4N8
LFLRO	Load flag register	12L7
LHWRTC	Enables multiplexor to output MDR16:31 to MDS00:15 for a write even halfword	7N9
LINC1	Length increment for length register	10M9
LIR1	Load instruction register	10R5

MNEMONIC	MEANING	SCHEMATIC LOCATION
LIRCK1	IR clock to load op-code	10A3
LMA080:310	Memory address bus lines	Sheet 15
LMBSYO	Local memory busy	4J2
LMDR1	Load memory data register	12N9
LMREQO	Local memory request	2A4
LOADO	EDMA bus load signal for address or data	8K7
LPSTDO	Load process segment table descriptor	12E1
LSSTDO	Load shared segment table descriptor	12E1
LWRTO	Load write - enables the multiplexors to drive MDS00C:310 to local memory	7N8
LYDIO	Load YD immediate - RD decoding of the destination field that implies that the YD portion of the IR is loaded	12M9
LYSIO	Load YD immediate - RD decoding of the E field that causes the YS field of the IR to be loaded from the least significant 4 bits of the S bus. The register specified in the destination field of the microinstruction is also loaded.	12E5
MARSTP1	Memory address register stop	9L1
MATSTCPO	MAT stop	4G4
MCLKO	Memory clock	9M8
MDHCLKO	MDR clock for MDR00:15	7J4
MDHSA1	Memory data register high (even) select line for inputting to the MDR	7E3
MDLCKO	MDR clock for MDR16:31	7J6
MDLSA1	Memory data register low (odd) select line for inputting to the MDR	7E3
MDREO	Memory data register adder enable - generated for the CPU-C board during calculate address	11J7
MDS000:150 MDS160:310	Memory data bus	Sheet 17 Sheet 18

MNEMONIC	MEANING	SCHEMATIC LOCATION
MDSBO	Memory data register select line for inputting to the MDR	7E2
MFAULTO	Memory fault indicates that a MAT, NCE, or alignment fault interrupt is pending. DSTCP is forced active until the interrupt is serviced.	9G1
MOPCLK1	MSTOP or OPSTOF clock	11K8
MREAD1	Memory read	6D2
MSBCO	MAT to shared bank controller	4G7
MSTOPO	Memory stop	9H4
NCEO	Noncorrectable error from memory	10A6
NOCNTO	No repeat counter operation	11R4
OEDCLKO	Odd EDMA MDR clock	7N7
OMDENBO	Odd EDMA MDR enable to EDMA bus	8F2
CPTSTFO	Cption stop - this signal is generated by either the WCS or HPFPP options to inhibit the microprogram during their operations.	9H3
OSCO	Oscillator - buffered output of the 20 MHz crystal or the external oscillator divider flop	9L8
PA301	Program address bit 30	4B6
PDUA1	Processor data unavailable	4N1
PMEM1	Processor attempt to initiate a memory cycle	4D8
PROSC1	Protocol oscillator	6M9
PSBCO	Processor to shared bank controller	4G7
PSEL1A	Processor selected for memory operation	2N5
PSW181	Program status bits 18, 26, 27	10A7

MNEMONIC	MEANING	SCHEMATIC LOCATION
PSW261	Program status bits 18, 26, 27	13B5
PSW271	Program status bits 18, 26, 27	13B5
QUEO	Queue control line of EDMA protocol	6N5
RCLKO	ROM clock - this clock is inhibited by RSTOP and, when stopped, the microprogram stops.	9N8
RD001	ROM data register data bits forming the microinstruction	6A2
RD011	ROM data register data bits forming the microinstruction	4B5
RD021	ROM data register data bits forming the microinstruction	4B6
RD031	ROM data register data bits forming the microinstruction	12A7
RD041	ROM data register data bits forming the microinstruction	9G1
RD051	ROM data register data bits forming the microinstruction	9G1
RD121	ROM data register data bits forming the microinstruction	12J9
RD131	ROM data register data bits forming the microinstruction	12J7
RD141	ROM data register data bits forming the microinstruction	12J7
RD150	ROM data register data bits forming the microinstruction	12J7
RD161	ROM data register data bits forming the microinstruction	14D8
RD240	ROM data register data bits forming the microinstruction	14D8
RD251	ROM data register data bits forming the microinstruction	12E7, 12E8
RD261	ROM data register data bits forming the microinstruction	14D7

MNEMONIC	MEANING	SCHEMATIC LOCATION
RD271	ROM data register data bits forming the microinstruction	14D7
RD281:311	ROM data register data bits forming the microinstruction	12A6, 12A7
RDAX081:151 RDATA001:151 RDATA161:171	Received data lines from EDMA transceivers	Sheet 15 Sheets 15, 1 5A9
RDFWO	Read fullword	6M2
RESCO	Reset C flip-flop of EDMA protocol logic	8F6
RFAULT0	Reset memory fault interrupts	12H6
RI20	Format ROM output that indicates that the current op-code in the IR is a 48-bit immediate instruction	11F3
RI2RX31	Format decoded signal that indicates that a 48-bit format instruction is being processed (RI2 or RX3)	11H5
RMSR1	Read MAT status register	7C6
RR1	Register-to-register user instruction	11H1
RSTOPO	ROM stop	9L3
RX21	RX2 user instruction format	11H5
RX2STPO	RX2 user instruction stop - this stop allows the LOC to be incremented for the calculate address.	10N1
RX31	RX3 user instruction format	11H4
RXXSTOPO	RX squared format instruction stop	11H3
S161:311	S bus bits 16:31	Sheet 14
SAFINR1	Set A instruction read flip-flop	10A2
SB291	Set bit 29 - this signal, when active, causes bit 29 of the sensed I/O status to be set.	13F7
SCAP11	Set calculate address part 1 - causes the CAP1 flip-flop to be set	10D3

MNEMONIC	MEANING	SCHEMATIC LOCATION
SCLK1	Skew clock - delayed system clock. This clock starts 50 ns after CLK1. While CLK1 is stretched during its up time, SCLK1 is stretched during its down time.	9N6
SCLR0	System clear	2D2
SDFE1	Set data flip-flop	13K2
SERO	Shared memory early read	4N9
SMBSY1	Shared memory busy	2G8
SOTO	Start of transmission control line of EDMA protocol	6R7
SRO	Status control line for I/O	13C6
SRXX1	Set RX squared format instruction - causes the calculate address logic to be queued for RX squared format	11H1
STB1	Strobe	14J9
SVO	Set overflow caused by the I/O system when a false SYNC timeout occurs	13N6
SYNO	SYNC control line of I/O - response from selected device to any I/O control line activation	13M1
TACK000	Transmit acknowledge level 0	13A9
TACK010	Transmit acknowledge level 1	13A9
TACK020	Transmit acknowledge level 2	13B9
TACK030	Transmit acknowledge level 3	13B9
TPCO	Transmit priority chain line of EDMA protocol	6N6
TRAPO	Signal generated by the CPU-A on board test aid - this signal causes MSTOP which stops the microprogram.	9A3
ULIOO	Unload I/O decided from the destination field of RD	14G6
ULYSJO	Unload YSI	14H8

MNEMONIC	MEANING	SCHEMATIC LOCATION
UMDR1	Unload processor MDR decoded from the destination field of the micro-instruction	14H7
WRT	Write in memory line	4M3
X20	This signal is generated during the calculate address of an RX3 format and defines the second level index MDR data rather than the YS field of the IR.	10H3
XREQC	Request line of EDMA protocol	6B6
YD081	User destination register select bits 8, 9, 10, and 11	3M2
YD091	User destination register select bits 8, 9, 10, and 11	3M2
YD101	User destination register select bits 8, 9, 10, and 11	3M2
YD111	User destination register select bits 8, 9, 10, and 11	3M2
YDCLK0	Clock to increment, decrement, or load the YD field of the instruction register	3D4
YDM10	Decrement the YD field of the IR by one - this is decoded from the E field of the microinstruction.	12E3
YDP10	Increment the YD field of the IR by one - this is decoded from the E field of the microinstruction.	11E8
YS01	User source select bits 0, 1, 2 and 3	3M3
YS11	User source select bits 0, 1, 2 and 3	3M4
YS21	User source select bits 0, 1, 2 and 3	3M4
YS31	User source select bits 0, 1, 2 and 3	3M4

CHAPTER 13
4 MEGABYTE (4 MB) LCCAL BANK CONTROLLER (LBC)

13.1 INTRODUCTION

13.1.1 General

The memory system consists of 1 LBC and up to 2 Storage Modules (STMs) with a maximum main memory capacity of 4 Mb. The LBC used is the 35-771F04.

13.1.2 Power Requirements

Table 13-1 provides the power requirements for the LBC board.

TABLE 13-1 POWER REQUIREMENTS

VOLTAGE SYMBOL	NOMINAL VOLTAGE	MAXIMUM CURRENT DRAIN (AMPS)		
		OPERATING (SELECTED)	OPERATING (UNSELECTED)	BATTERY MODE
P5	+5.0 V	13.7A	13.7A	13.7A*
PSU	+5.0 V	1.8A	1.8A	1.8A

*P5 supply may be depowered in the battery mode.

13.1.3 Strapping and Test Point Information

The following test points are located on the front edge of the 35-771F04 LBC Board:

1. ECC Disable (TP1 and TP2, Sheet 5)

Strapping TP1 to TP2 disables the Error Check and Correction (ECC) circuit, thereby preventing correction or detection of data errors. The error logger cannot be updated with the ECC disabled.

For normal ECC and error logger operation, TP1 and TP2 should be left unstrapped.

2. TP3-TP4 Strap

TP3-TP4 must always be strapped for this system.

3. P5U Monitor (TP6, Sheet 13)

The P5U supply voltage (+5.0 V + 1%) may be monitored at TP6 using TP1, TP3, or TP7 for the ground reference.

4. MB1 Monitor (TP5, Sheet 13)

The MB1 flip-flop may be monitored at this point using TP1, TP3, TP7, TP10, or TP12 for the ground reference.

5. TP7-TP8 Strap

TP7-TP8 must always be left unstrapped for this system.

6. TP9-TP10 Strap

TP9 and TP10 must always be strapped for this system.

7. UCE Lamp Reset (TP11 and TP12, Sheet 7)

The UCE lamp may be reset by momentarily shorting TP11 and TP12. This feature must be used only by trained personnel.

13.1.4 LBC LED Indicator Information

The following LED indicators are located on the front edge of the 35-771F04 LBC board:

1. P5U Indicator

The P5U indicator lights whenever the P5U supply is active. The P5U supply remains active at all times unless the REMOTE POWER switch (X5) or the MAINTENANCE RESET switch is placed to the OFF position. Before removing the LBC board or STMs, verify that the P5U LED is extinguished and that the KEY switch on the System Control Panel (SCP) is in the OFF position.

2. Uncorrectable Error (UCE) and Module Identification Indicators

The Uncorrectable Error (UCE) indicator lights whenever a Storage Module (STM) outputs a data word containing a detectable multiple bit error. When the UCE indicator is lit, the module ID indicators contain the 256 kb module address where the last Read error occurred.

The UCE indicator remains lit until the SCP INITIALIZE switch is depressed, until the KEY switch is placed in the OFF position, until an REL instruction is executed, until a Read is executed to nonpresent memory, or until TP11 and TP12 are shorted. When the UCE indicator is off and the module ID indicators are on, they indicate a memory access was made to the module specified by the lamps, but the system is not equipped with that module.

13.2 FUNCTIONAL ANALYSIS

13.2.1 Refresh

Refer to Figures 13-1 and 13-2 for refresh timing information. The Storage Modules (STMs) utilize MOS dynamic Random Access Memories (RAMs) which require periodic refresh cycles at each of the 128 row address locations every two milliseconds. This is accomplished by executing a single refresh cycle every 16 microseconds (cycle steal mode) or a 128 refresh cycle burst every two milliseconds (burst mode). During any refresh cycle, every memory chip within the system is selected and refreshed at the same row location.




Figure 13-1 Refresh Cycle Steal Timing




Figure 13-2 Burst Refresh Timing (128 Cycles)

13.2.1.1 Burst Mode

The burst mode is entered whenever the consolette INITIALIZE switch is depressed or the KEY switch is placed to the OFF position, causing the System Clear (SCLRO) line to go active. SCLRO (13C3) causes REF1 (13C3) to go active, enabling the refresh address driver 11C (3M2) and setting the MB1 flip-flop. MB0 sets the TA001 flip-flop (16B6), starting the TA timer, which causes MCIO (16S5) to go active and initiate the refresh cycle to the STM(s). With MREF0 (9G5) active, all STMs in the system are enabled to perform the refresh cycle (refer to the chapter on the STM for a detailed description).

When TA201 (13G8) goes high, the refresh counter (13J5 and 13M5) is advanced and the MB1 flip-flop (13K7) is cleared. This causes MCC0 (9G2) to go active, ending the first refresh cycle. When TA181 (13G8) goes low, the MB1 flip-flop (13K7) is directly set, starting the next refresh cycle. This mode of operation continues for 256 cycles allowing the DPR1 flip-flop (13J2) to be clocked set and PFSD (13N2) to be activated. PFSD0 (9R4) going active causes the STM(s) P5S regulator to shut down, placing it into a low power standby mode and activating RCLC0 (9N5). RCLC1 (13E4) causes the refresh counter (13J5 and 13M5) and the DPR1 flip-flop (13J2) to be cleared, allowing the 1.8 ms one-shot (13M2) to time out and deactivate PFSD1. PFSD0 (9R4) going inactive causes the STM(s) P5S regulator to turn on, deactivating RCLC0 (9N5), thereby setting the MB1 flip-flop (13K7) and initiating a 128 cycle burst. A 128 cycle burst is then performed every 1.8 msec.

This mode of operation continues until SCLRO is brought high by returning the System Control Panel KEY switch to the ON position and timing out the initialize function. This causes the END1 flip-flop (13F5) to be clocked set after completing a 256-cycle burst, allowing the STB1 flip-flop (13H1) to be clocked reset at the end of that burst. SIB1 going low causes REF1 (13K3) and REF0 (13L3) to go inactive, allowing LMRY0 (15N8) to be returned high, indicating to the processor that the memory is ready to accept a command. Memory refreshing is continued by performing a single refresh cycle steal every 16 microseconds.

13.2.1.2 Cycle Steal Refresh

A refresh cycle steal is initiated whenever the free-running 16 microsecond oscillator (13B2) clocks the REQ1 flip-flop (13D2) set, thereby allowing the RFQ1 flip-flop (15K7) to queue up this request. Flip-flop 07A (13E2) and the RSEL0 flip-flop (13F2) are used to further synchronize the start and end of the refresh cycle to prevent overlapping of memory operations. Operation in the refresh cycle steal mode is identical to the burst refresh cycle, with the exception that only one cycle is executed and the DPR1 flip-flop (13J2) is never activated.

13.2.2 LBC Operating Modes

The LBC operates in a number of different modes (refer to Table 13-2) as determined by the states of ROM data lines RD011:031 (3E7), WRTO (3A6), DMAHWO (3A6), PSEL1 (3A6) and LMA190 (3A5) at the time ERO (13G7) goes active. These signals are loaded into transparent latches whose outputs drive the mode selector logic consisting of one of eight decoders 20F (14C3) and 20J (14C5) and miscellaneous gate functions (left half of Sheet 14). For any given operation, certain mode decoder outputs go active (refer to Table 13-2), setting up the control logic for the specific data manipulation required.

TABLE 13-2 LBC OPERATING MODES

1873-1

M A T R S D O	M A R S D O	D R R T O	P S E L I T A	W R I T A	RD			PROCESSOR OPERATIONS	MODE DECODER OUTPUTS ACTIVE (See Sheet 14 35-771D08)
					011	021	031		
1	1	1	1	0	0	0	0	No Memory Operation	
1	1	1	1	0	0	0	1	Store Byte	SBY1, SPW1, SPWO
1	1	1	1	0	0	1	0	Store Halfword (Privileged)*	SHW1, SPW1, SPWO
1	1	1	1	0	0	1	1	Store Halfword (Data)*	SHW1, SPW1, SPWO
1	1	1	1	0	1	0	0	Test Error Logger (Store Byte)	TELO, TEL1, SBY1
1	1	1	1	0	1	0	1	No Memory Operation	
1	1	1	1	0	1	1	0	Store Fullword (Privileged)*	SFW1, SFWO
1	1	1	1	0	1	1	1	Store Fullword (Data)*	SFW1, SFWO
1	1	1	1	1	0	0	0	No Memory Operation	
1	1	1	1	1	0	0	1	Read and Set Halfword	RSTO, RST1, SPW1, ROAST1
1	1	1	1	1	0	1	0	Read Halfword (Privileged)* (Fullword Operation)	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	0	1	1	Read Halfword (Data)* (Fullword Operation)	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	0	0	Read Error Logger	PRFWO, PRFW1, RFW1, ROAST1 ELO, REL1 (active with LMA190 high), ELST1 (active with LMA190 low)
1	1	1	1	1	1	0	1	Read Fullword (Instruction Read)*	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	0	Read Fullword (Privileged)*	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	1	Read Fullword (Data)*	PRFWO, PRFW1, RFW1, ROAST1
			P S E L I T A	D M A H W O				DMA Operations	
1	1	1	0	0	0			Store Halfword	SHW1, SPW1, SPWO
1	1	1	0	0	1			Store Fullword	SFW1, SFWO
1	1	1	0	1	0			Read Halfword (Fullword Operation)	DRFWO, DRFW1, RFW1, ROAST1
1	1	1	0	1	1			Read Fullword (Fullword Operation)	DRFWO, DRFW1, RFW1, ROAST1
1	1	0						DMA Read and Set	DRSTO
1	0	1						MAT Read and Set Reference Bit	MATRSRO
0	1	1						MAT Read and Set Dirty Bit	MATRSDO

*LBC does not differentiate between privileged and data instruction.

There are five basic functional modes used by the LBC to service all operations. They are:

1. Store Fullword (Figure 13-3)
2. Store Partial Word (Figure 13-4) including:
 - store byte
 - store halfword
 - read and set
 - test error logger
3. Read Fullword or DMA read (Figure 13-5)
4. Read Error Logger Status (LMA190 low) (Figure 13-6B)
5. Read Error Logger (LMA190 high)
(Refer to Figure 13-6A)

NOTE

All read halfword operations are decoded as read fullword operations by the LBC. Data steering for halfword operations is performed on the CPU-C board.




Figure 13-3 Store Fullword




Figure 13-4 Store Partial Word






Figure 13-5 Read Fullword



A. Read Error Logger



B. Read Error Logger Status

Figure 13-6 Read Error Logger Status

Timing diagrams for the A and B timers are provided in Figures 13-7 and 13-8. Table 13-3 provides data and address bus alignment information. The subsequent sections describe each of the five basic functional modes.




Figure 13-7 A Timer




Figure 13-8 B Timer

TABLE 13-3 MEMORY SYSTEM DATA AND ADDRESS BUS ALIGNMENT

1874-1

LMA	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	DATA
LMB					00 01 REFO 1 2 3 4 5 ← REFRESH ADDRESS →				06	07	08	09	10	11	12	13	14	15					16 → 31 32 → 38		
35-764F02 (STM)	MEAO	1	2	BLK													MWA 000	MWA 010							
ERROR LOG ADDRESS & STATUS BIT	0	1	2	3	4	5	6	7	8	ST. BIT															
	MOD. NO./BLK				WORD COLUMN LMA LMA 28 29		S0	S1	S2																
A BUS	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
MDS	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15																					16 → 31			
ERROR LOG DATA																						16 → 31			
ERROR LOG STATUS BIT																						ST. BIT			
ELA ADDRESS BUS	A	A	A	A	ELA	ELA	ELA	ELA	ELA	ELA	ELA	ELA	ELA	ELA											
	10	11	12	13	04	05	06	07	08	09	10	11	CE												
EL WRITE ADDRESS	A	A	A	A	WA	WA	S	S	S	S	S	S	S	S	S										
	10	11	12	13	0	1	0	1	2	3	4	5	6												
EL READ ADDRESS	A	A	A	A	A	A	A	A	A	A	AD	AD	AD												
	10	11	12	13	14	15	16	17	18	19	2	1	0												

13.2.2.1 Store Fullword

A store fullword cycle is initiated at the processor by setting up the write data lines MDS000:310 (2A4), address lines LMA080:310 (3A1-3A9), write control line WRT0 (3A6), and mode control lines DMAHWO (3A6), PSEL1, and RD011:031 (3A7). After these lines are set up, the processor generates an ERO (13G7), clocking the MB1 flip-flop set, thereby starting the memory cycle. MB1 going active causes write data to be latched in the input data register (2G8), addresses to be latched in the address register (3A), and the control lines in their respective registers (3A6). MBO having set the TA timer flip-flop (16B6) causes MCIO (16S5) to go active, latching up the address presented on LMB001:151 (3E5,3K2) into the STM selected by lines MEA030:000 (9G). After satisfying the STM address hold time, the EAO flip-flop (16R5) is set, thereby tristating the LMB001:151 address drivers (3E5,3K2). TA101 (2R4 and 15B2) going active enables the input data register (2G8) and the data bus drivers (Sheets 8 and 9), placing the word to be written onto lines D000:310 and LMB000:310. Lines D000:310 are input to the parity generators (4C5,4F5), whose outputs P000:060 propagate through the write parity register (7F7) onto lines GP000:060. This causes the parity data to be placed onto lines LMB321:381 by the parity data drivers (9E8). TAA121 (15A4) causes WE0 to go low, activating MWE0 (9G3), allowing the data present on lines LMB001:381 to be written into the selected STM. Following the removal of WE1 (14J3), NCLR1 (14R4) goes active, clearing the MB1 flip-flop (13K7) which enables MCC0 (9G2). With MCC0 activated, the write cycle is completed and CLKOD (15M9) causes LMBY0 to go high, signaling to the processor that the memory is no longer busy.

13.2.2.2 Store Partial Word

A store partial word cycle is initiated in the same way as described in the store fullword description. The cycles differ in that the word to be modified must be read from the STM before performing the write. This is necessary to allow new parity data to be generated from the modified word. The following description continues from the point just prior to enabling the input data register, as described in the store fullword operation.

WDENO (2R4) going active enables the input data register (2G8), placing the byte (store byte operation or test error log operation) or halfword (store halfword operation) of write data onto data lines D000:310. WDENO (14K9) also activates LDBY01:31, causing D000:310 to be loaded into the Good Data Registers (GDR) (Sheet 6).

NOTE

WDENO does not go active during a read and set operation.

TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the Uncorrected Data Register (UDR) (Sheets 8 and 9) and MREO (9G1). The STM responds in 240 nanoseconds by activating MRDSO (9G6), signaling that lines LMB001:381 have been loaded with the read data. RDSO causes the RE1 flip-flop (15J3) to be reset, removing MREO (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoder. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit in error to be input to the GDR (Sheet 6) or Good Parity Register (GPR) (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low allowing the UCEO flip-flop (7N4) to be activated. UCEO at AOI gate 20K (15B2) prevents activating ED1 and EDO when the modified word is written back into the STM, causing all logical ones to be stored in the STM. This is necessary because the new parity data generated could otherwise make the data appear error free on subsequent reads from this location. TB021 (14G9) going active causes LDGP1 (read and set or test error logger operation only) and select LDBY01:31 lines (14M7) to go active, thereby loading the part of the word not to be modified into the GDRs (Sheet 6). TB080 (14G9) going low deactivates LDBY01:31 and UDDO (15L4) and activates GDD1 (15N4), placing the modified word onto lines D000:310 (Sheet 6). New parity data is generated from this word and appears on lines P000:060 (Sheets 4 and 5) which are loaded into the write parity register (7F7) and output on lines GP000:060.

NOTE

A test error logger operation does not store away new parity data, but it uses the old parity by enabling the GPR (7F4) onto lines GP000:060.

A read and set operation differs from the above description in that the entire word from the STM is loaded into the GDR and, in turn, output to the processor from the output data register (see read fullword operation for description). Additionally, the most significant bit of the halfword D000 or D160 (15G6), as addressed by LMA140, is set on write data line D000A or D160A (15K6) if MATRSC, DMARSO, or RSTO are activated. D020A is set on write data line D020A if MATRSDO is activated.

TBB141 (15A2) activates ED1 and EDO, placing the modified word data and parity data onto lines LMB001:381 (Sheets 8 and 9). TB161 (15A4) causes WEO and MWE0 (9G3) to go active, placing the

STM in the write mode. WE1 (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), enabling MCC0 (9G2). LMBY0 (15N8), having gone high at the previous edge of CLK0D, signals to the processor that the cycle is complete and the memory is no longer busy.

A DMA read and set and MAT read and set operation is similar to a regular read and set operation, except that only bit 0 is set.

A MAT read and set dirty bit is also similar to a regular read and set operation except that bit 2 is set.

13.2.2.3 Read Fullword

A read fullword operation begins with the processor setting up the address bus and control lines to their appropriate states followed by the initiation of the cycle with ERO (13G7) being activated. ERO sets the MB1 flip-flop (13K7), causing the address register (3B) and control registers (3B, 3E) to be latched and the TA timer flip-flop (16B6) to be set. Lines MX011:031, LMB001:151, and MEA000:030 (Sheet 9) are presented with the address which is latched into the selected STM by MCIO (16S5). After satisfying the STM address hold time, EAO (16S4) going active tristates the address drivers (3E5,3J3,9K9).

TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the UDR (Sheets 8 and 9) and MRE0 (9G1). The STM responds in 240 nanoseconds by activating MRDS0 (9G6) signaling that lines LMB001:381 have been loaded with the read data. RDS0 causes the RE1 flip-flop (15J3) to be reset, removing MRE0 (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoders. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit input to the GDR (Sheet 6) or GPR (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low, allowing the UCEO flip-flop (7N4) to be activated.

TB080 causes lines LDBY01:31 and LDGP1 (14M6) to load and enable the GDRs (Sheet 6) and the GPR (7F3), placing the data (corrected) onto lines D000:310 and GP000:060. ODD1 (16N3) going active places this data onto the MDS000:310 lines (2A5) for the processor. If an error has been detected, TBR101 (15A1) activates ED1 and ED0 enabling the write data drivers (Sheets 8 and 9) onto LMB001:381; TEB121 (15A3) activates WEO, enabling MWEO (9G4); and WEO (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). If no errors were detected, NE1

(14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). CLKOD (15M9) going active with DUA0 inactive raises the LMBY0 line, signaling to the processor that the memory is no longer busy.

13.2.3 Read Error Logger (Including ECC Description)

The error logger consists of a 16k x 1 (four 4k x 1 RAMs) buffer (10L8), an address multiplexor (10E1), a 16-bit shift register (10K1 and 10G2), a shift address generator (10B3), a syndrome code register (10C8), two Error Status flip-flops (10K4), and control circuitry (Sheet 10).

13.2.3.1 ECC Circuit Description

The Error Check and Correction (ECC) circuitry (Sheets 4 through 7) consists of parity/syndrome generators P000:060 (Sheets 4 and 5); error detector MERO (5M3); first-level error decoders DA0:7, DB0:7, and DC0:7 (5J7); correction bit decoders EB000:160 (Sheet 6) and EPB000:060; uncorrectable error detector (UCE0) with LED display indicator (7M5 and 7E7); and Exclusive-OR bit correction gates (Sheets 6 and 7). The ECC code implemented provides detection and correction of all single-bit errors and detection of all double-bit error combinations.

The Error Correction Code (ECC) logic is used to generate the proper parity bits (P00:P06) when writing into the STM (LMB32:LMB37) or to check the 39-bit data word read from the STM.

When writing into memory, the data to be written is available on D00:D31. The seven parity bits (UP00:UP06) are forced low. The resulting parity bit (P00:P06) outputs, along with the 32-bit data word, are written to the STM. (Refer to Table 13-4.)

Reading from the STM fetches a 39-bit data word, which is provided on the inputs of the ECC logic (D00:D31 and P00:06). The syndrome output should be all zero if there is no error. (Refer to Table 13-5.) The syndrome output bits (P00:P06) are decoded to correct any single-bit error. Refer to Table 13-5 for decoding the syndrome bits after a read operation.

TABLE 13-5 ECC SYNDROME CODE

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
0	0	0	0	0	0	0	NE	0
0	0	0	0	0	0	1	PB6	1
0	0	0	0	0	1	0	PB5	2
0	0	0	0	0	1	1	ME	3
0	0	0	0	1	0	0	PB4	4
0	0	0	0	1	0	1	ME	5
0	0	0	0	1	1	0	ME	6
0	0	0	0	1	1	1	DB28	7
0	0	0	1	0	0	0	PB3	8
0	0	0	1	0	0	1	ME	9
0	0	0	1	0	1	0	ME	10
0	0	0	1	1	1	1	DB27	11
0	0	0	1	1	0	0	ME	12
0	0	0	1	1	0	1	DB19	13
0	0	0	1	1	1	0	DB11	14
0	0	0	1	1	1	1	ME	15
0	0	1	0	0	0	0	PB2	16
0	0	1	0	0	0	1	ME	17
0	0	1	0	0	1	0	ME	18
0	0	1	0	0	1	1	DB26	19
0	0	1	0	1	0	0	ME	20
0	0	1	0	1	0	1	DB18	21
0	0	1	0	1	1	0	DB10	22
0	0	1	1	0	1	1	ME	23
0	0	1	1	0	0	0	ME	24
0	0	1	1	0	0	1	DB23	25
0	0	1	1	0	1	0	DB15	26
0	0	1	1	0	1	1	ME	27
0	0	1	1	1	0	0	DB31	28
0	0	1	1	1	0	1	ME	29
0	0	1	1	1	1	0	ME	30
0	0	1	1	1	1	1	ME	31
0	1	0	0	0	0	0	PB1	32
0	1	0	0	0	0	1	ME	33
0	1	0	0	0	1	0	ME	34
0	1	0	0	0	1	1	DB25	35
0	1	0	0	1	0	0	ME	36
0	1	0	0	1	0	1	DB17	37
0	1	0	0	1	1	0	DB9	38
0	1	0	0	1	1	1	ME	39
0	1	0	1	0	0	0	ME	40
0	1	0	1	0	0	1	DB22	41
0	1	0	1	0	1	0	DB14	42
0	1	0	1	0	1	1	ME	43
0	1	0	1	1	0	0	ME	44
0	1	0	1	1	0	1	ME	45
0	1	0	1	1	1	0	ME	46
0	1	0	1	1	1	1	ME	47

0

1

2

TABLE 13-5 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERRCR	LCCATION
0	1	1	0	0	0	0	ME	48
0	1	1	0	0	0	1	DB20	49
0	1	1	0	0	1	0	DB12	50
0	1	1	0	0	1	1	ME	51
0	1	1	0	1	0	0	DB3	52
0	1	1	0	1	0	1	ME	53
0	1	1	0	1	1	0	ME	54
0	1	1	0	1	1	1	ME	55
0	1	1	1	0	0	0	DB7	56
0	1	1	1	0	0	1	ME	57
0	1	1	1	0	1	0	ME	58
0	1	1	1	0	1	1	ME	59
0	1	1	1	1	0	0	ME	60
0	1	1	1	1	0	1	ME	61
0	1	1	1	1	1	0	ME	62
0	1	1	1	1	1	1	ME	63
1	0	0	0	0	0	0	PRO	64
1	0	0	0	0	0	1	ME	65
1	0	0	0	0	1	0	ME	66
1	0	0	0	0	1	1	DB24	67
1	0	0	0	1	0	0	ME	68
1	0	0	0	1	0	1	DB16	69
1	0	0	0	1	1	0	DB8	70
1	0	0	0	1	1	1	ME	71
1	0	0	1	0	0	0	ME	72
1	0	0	1	0	0	1	DB21	73
1	0	0	1	0	1	0	DB13	74
1	0	0	1	0	1	1	ME	75
1	0	0	1	1	0	0	DB2	76
1	0	0	1	1	0	1	ME	77
1	0	0	1	1	1	0	ME	78
1	0	0	1	1	1	1	ME	79
1	0	1	0	0	0	0	ME	80
1	0	1	0	0	0	1	ME	81
1	0	1	0	0	1	0	DB30	82
1	0	1	0	0	1	1	ME	83
1	0	1	0	1	0	0	DB1	84
1	0	1	0	1	0	1	ME	85
1	0	1	0	1	1	0	ME	86
1	0	1	0	1	1	1	ME	87
1	0	1	1	0	0	0	DB6	88
1	0	1	1	0	0	1	ME	89
1	0	1	1	0	1	0	ME	90
1	0	1	1	0	1	1	ME	91
1	0	1	1	1	0	0	ME	92
1	0	1	1	1	1	0	ME	93
1	0	1	1	1	1	0	ME	94
1	0	1	1	1	1	1	ME	95

3

4

5

TABLE 13-5 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
1	1	0	0	0	0	0	ME	96
1	1	0	0	0	0	1	ME	97
1	1	0	0	0	1	0	DB29	98
1	1	0	0	0	1	1	ME	99
1	1	0	0	1	0	0	DB0	100
1	1	0	0	1	0	1	ME	101
1	1	0	0	1	1	0	ME	102
1	1	0	0	1	1	1	ME	103
1	1	0	1	0	0	0	DB5	104
1	1	0	1	0	0	1	ME	105
1	1	0	1	0	1	0	ME	106
1	1	0	1	0	1	1	ME	107
1	1	0	1	1	0	0	ME	108
1	1	0	1	1	0	1	ME	109
1	1	0	1	1	1	0	ME	110
1	1	0	1	1	1	1	ME	111
1	1	1	0	0	0	0	DB4	112
1	1	1	0	0	0	1	ME	113
1	1	1	0	0	1	0	ME	114
1	1	1	0	0	1	1	ME	115
1	1	1	0	1	0	0	ME	116
1	1	1	0	1	0	1	ME	117
1	1	1	0	1	1	0	ME	118
1	1	1	0	1	1	1	ME	119
1	1	1	1	0	0	0	ME	120
1	1	1	1	0	0	1	ME	121
1	1	1	1	0	1	0	ME	122
1	1	1	1	0	1	1	ME	123
1	1	1	1	1	0	0	ME	124
1	1	1	1	1	0	1	ME	125
1	1	1	1	1	1	0	ME	126
1	1	1	1	1	1	1	ME	127

6

7

NOTE

PB = Parity Bit
 DB = Data Bit
 ME = Multiple Bit Error

During a faulty read operation, data from the STM is input to the parity check generators causing one or more parity/syndrome lines P000:060 to go high and activating MERO (5N2). These lines are also input to the first level decoders (5J5-5J8), whose outputs are further decoded by the correction bit generators (Sheet 6 and 7C3). If a single-bit error is detected, one correction line EB000:160 or EPB000:060 goes high (active), correcting the bit in error. If the error detected was not a single bit error, lines EB000:160 and EPB000:060 remain low (no correction) causing UCEO (7N3) to go active and latching the address (1 of 4) of the faulty STM in the uncorrected error display (7R7).

13.2.3.2 Error Logger Description

The error logger records all detectable single and multiple bit memory errors. (Refer to Table 13-5). The error logger is divided in two, with the first half covering the lower 4 Mbs of memory and the other half covering the upper 4 Mbs of memory. The system only uses the first half of the error logger since there can only be 4 Mbs maximum. An error can be detected down to the 16k level.

Errors are recorded as follows: parity/syndrome lines P000:060 are latched in the syndrome register (10C8) whose outputs S001:051 are steered onto error logger address lines ELA04:11, along with the word address lines WA000 and 010, via the address multiplexors (10D1 and 10D3). Line S061 is used, along with BA09, as the error log RAM chip enable (CE) decode. BA09 selects between the lower 4 Mb 4k x 1 RAMS, 17k and 14k (10J6 and 10M6), and the upper 4 Mb 4k x 1 RAMS, 16k and 15k (10J8 and 10M8). S061 selects between the two RAMS selected by BA09, placing all even errors (refer to Table 18-6) into 4k x 1 RAM 17k or 16k, and all odd errors into 4k x 1 RAM 14k or 15k. STM module select lines ELMA11:31 and ERLA01 (10J6, 10J8, 10L6, and 10L8) are input directly to the 4k x 1 RAMS as most significant addresses. ME1 (10H4) and ME0 (10N6), having gone active, cause a low to be written into the address location of the selected RAM, and set either flip-flop 02M (10K4) upper half of the error logger or flip-flop 05K (10K5), lower half of the error logger. These two flip-flops represent the status of their respective error logger halves.

There are two operations provided for obtaining error logger information, read error logger status, and read error logger. Both operations are initiated by sending the read error logger code on lines RD011:31 and setting address bit LMA190 for a read error logger status or resetting address bit LMA190 for a read error logger operation.

A read error logger status operation responds with line MDS160 being set if the error logger contains error information, or reset if no errors have been stored. LMA090 is used to select between the status for each error logger half; if LMA090 is reset, MDS160 returns status for the lower half of the error logger, and if LMA090 is set, MDS160 returns status for the upper

After loading the shift registers, their contents are enabled onto lines D160:310, which output onto lines MDS 160:310 by the output data register (Sheet 2). AD31 (14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), readying it to accept the next ERO. RCARO (10M3), having gone active, allows the ELDUA1 flip-flop to be reset, removing DUA0 (15M8) and causing LMBY0 (15N8) to be deactivated on the next transition of CLKOD.

13.3 MNEMONICS

The following is a list of the mnemonics used on the LBC board. The meaning and 35-771D08 schematic source of each signal are provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
A080:A310	Internal address bus lines	Sheet 3
AD01:AD31	Shift counter bits	10E6
EMCIC	Buffered memory cycle initiate	9R6
BSCLR0	Buffered system clear	9R4
CAR1	Refresh counter carry	13H5
CB011:CB031	Control bits	3G8
CLKOD	Buffered processor clock	10D4
CLK1C	Processor clock	9N8
CLK1D	Buffered processor clock	9S8
CLRO	Cycle steal clear	13D2
CLROB	Clear DU circuit	15E7
CLTB1	TB timer feedback	16A1
CPER1	Buffered cache parity detect	16R8
CVF1	Clear voltage fail detector	14E8
D000:D310	Internal data bus lines	Sheets 2,6,8, 9,10,11
D000A	Test and set bit	15K5
D160A	Test and set bit	15K6
DA0:DA7	First-level error decode bits	5K6,5K7
DB0:DB7	First-level error decode bits	5K5,5K6
DC0:DC7	First-level error decode bits	5K8,5K9
DERRO	Disable error correction line	5G6
DHWO	Buffered DMA halfword line	3D6
DMAHWO	DMA halfwcrd line	3A6
DPR1	Depower line	13K2
DRFWO/1	DMA read fullword	14E7
DRSTO	DMA read and set	14D1
DSFWO	DMA store fullword	14D4
DSHWO	DMA store halfword	14D3
DUA0/1	Data unavailable	15N7

MNEMONIC	MEANING	SCHEMATIC LOCATION
EAO/1	Enable address flip-flop	16S4
EB000:EB310	Data bit correction lines	Sheet 6
EDO/1	Enable data lines	15G1
ELMA00:30	Module address to error logger	3G2,3G3
ELO	Error logger select line	14H5
ELA04:ELA11	Error logger address lines	Sheet 10
ELDUA0/1	Error logger data unavailable	10N4
ELST1	Error logger status select line	14H5
END1	Standby end flip-flop	13F5
EPB000:EPB310	Parity bit correction lines	Sheet 7
ERO	Memory cycle start	13G7
EWE1	End write enable flip-flop	15F3
FNPM0/1	Nonpresent memory flip-flop	14S5
GDD1	Good data disable flip-flop	15N4
GP000:GP060	Good parity lines	7H2,7H4
LD01	Error logger RAM output	10L8
LD02	Error logger RAM output	10R8
LDBY01:LDBY31	Load byte	Sheet 14
LDGP1	Load good parity line	14M5
LDOD1	Load output data register	16K9
LMA080:310	Local memory address lines	Sheet 3
LMBOC1:381	Local memory bus lines	Sheets 3,8,9
LMBY0/1	Local memory busy flip-flop	15N8
MATRSD0	MAT read and set dirty bit	14D1
MATRSR0	MAT read and set reference bit	14D1
MBO/1	Memory busy flip-flop	13K8
MBOA	Buffered memory busy lines	13N7
MB1A	Buffered memory busy lines	13N7
MB1B	Buffered memory busy lines	13N8
MB1C	Buffered memory busy lines	13N8
MCC0	Memory cycle complete line	9G2
MCIO	Memory cycle initiate line	16R5
MDS000:MDS310	Processor data bus lines	Sheet 2
MEO/1	Memory error flip-flop	15L2
MEA000:MEA030	Memory expansion address lines	9G1,4
MERO	Memory error detect line	15N1,5N2
MER1	Memory error detect line	15F8,5N6
MRDS0	Memory read data strobe	9G6
MREO	Memory read enable control line	9G1
MREFO	Memory refresh line	9G5
MVFO	Memory voltage fail	9N8
MWA001	Memory word address line	9G3
MWA011	Memory word address line	9G5
MWEO	Memory write enable control line	9G3

MNEMONIC	MEANING	SCHEMATIC LOCATION
NCEO	Noncorrectable error line	9S8
NCLR1	Normal clear line	14R4
NEO/1	No error flip-flop	15N2
NPMO	Nonpresent memory line	14R4
NVAL1	Valid RAM data output	12N3
ODD1	Output data disable	16N3
P000:P060	Parity/syndrome bits	Sheets 4,5
PFSD0/1	P5 shutdown lines	9R4
PRFW0/1	Processor read fullword line	14H5
PSBY0	Processor store byte line	14D2
PSEL1	Processor select line	3A6
PSEL1A	Buffered processor select line	3D6
PSFW0	Processor store fullword line	14D4
PSHW0	Processor store halfword line	14D3
PUIO	Power-up initialize line	13F4
QWEO	Quadword enable line	16S7
QWMO/1	Quadword mode lines	16S8
RCARO	Ripple carry line	10L3
RCLCO/1	STM refresh clear lines	9N5
RCLRO	Internal refresh clear line	13F5,13H4
RCT0/1	Refresh clear time select lines	13G9,13L4
RD011	ROM data line	3E7
RD021	ROM data line	3E7
RD031	ROM data line	3E7
RDS0/1	Buffered memory read data strobe lines	9R5
REO/1	Read enable flip-flop	15K3
REF0/1	Refresh mode control lines	13N3
REFOA	Buffered refresh mode control line	13J3
REL1	Read error logger line	14H5
REQ1	Cycle steal request flip-flop	13D2
REAO:RFA7	Refresh address bus	13N5
RFQ1	Refresh queue flip-flop	15L6
RFW1	Read fullword control line	14G6
ROAST1	Read and/or set control line	14H6
RSELO	Refresh cycle steal select line	13G4
RST0/1	Read and set control lines	14H2
RURE1	Data bus control line	14M7
S000:S060	Syndrome bit lines	10D8,10D9
SBY1	Store byte control line	14H2
SCLK0A	Buffered processor shift clock	10D4
SCLK1	Processor shift clock	9N8
SCLK1A	Buffered processor shift clock	9S7

MNEMONIC	MEANING	SCHEMATIC LOCATION
SCLRO	Systems clear relay contact	13A3
SCLROA	Systems clear line	13A3
SCLROB	Buffered systems clear line	13G4
SCLROC	Buffered systems clear line	13A4
SCLR1B	Buffered systems clear line	13A3
SFWO/1	Store fullword lines	14H4
SHIFT1	Shift register advance line	10L2
SHW1	Store halfwcrd line	14H4
SPWO/1	Store partial word line	14H2
STBO/1	Standby mode flip-flop	13H2
TA001:TA201	TA timer outputs	Sheet 16
TB001:TB161	TB timer outputs	Sheet 16
TELO/1	Test error logger control lines	14H2
UCEO/1	Uncorrectable error flip-flop	7R4
UDDO/1	Uncorrectable data disable flip-flop	15L3
UFP1	P5U pullup	13F1
UP000:UP060	Uncorrected parity bit lines	9J8
VALO/1	Valid bit data input	12H1
VF1	Voltage fail flip-flop	13N4
WA000/1	Word address counter bits	3S5
WA010/1	Word address counter bits	3S5
WCO	Word counter carry	3S8
WCCO/1	Word counter carry	3S7
WDENO	Write data enable line	14M9
WEO/1	Write enable lines	15E3
WRT0	Write control line	13J1
WRT0A	Buffered write control line	3M1
WRT1	Buffered write control line	14A3
XRP1	P5 pullup	15N3
XRP2	P5 pullup	14K3
XRP3	P5 pullup	3S7
XRP4	P5 pullup	10N4

CHAPTER 14
STORAGE MODULE (STM)

14.1 INTRODUCTION

The STM is a random access memory (RAM) using either 16 k or 64 k dynamic MOS RAM chips as the storage element. Depending on the STM's functional variation, the total memory per STM is either 256 kb (F01), 512 kb (F02), 1.024 Mb (F03), or 2.048 Mb (F04). The STM has on-board 4-way interleaving capability. The 39-bit data field is broken into 32 data bits and 7 parity bits. An organization list of the STM variations is shown in Table 14-1. A block diagram of the STM is provided on Sheet 1 of 35-764D08. A description of each block is given in the following sections.

TABLE 14-1 FUNCTIONAL VARIATIONS

PART NO.	VARIATION	MEMORY CAPACITY	ORGANIZATION	STORAGE ELEMENT
35-764	F01	256 kb	64 k x 39	16 k x 1
	F02	512 kb	128 k x 39	16 k x 1
	F03	1.024 Mb	256 k x 39	64 k x 1
	F04	2.048 Mb	512 k x 39	64 k x 1

14.1.1 Module Select

Each STM contains a set of binary coded switches that permit proper selection of that STM when placed in the system. Figure 14-1 shows a component block layout of the STM. Figure 14-2 shows the binary coded switches (module select switches) in more detail. The actual switch settings depend on the memory configuration. Tables 14-2 and 14-3 show the module select switch settings for all possible memory configurations.

14.1.2 Memory Configurations

The basic system contains one LBC and one STM. The single STM can be either a 256 kb (F01), 512 kb (F02), a 1 Mb (F03), or a 2 Mb (F04) module. Referring to Figure 14-1, the only difference

between the four versions of the STM is the number and type of dynamic RAMs placed on the board. The 512 kb (F02) modules contain 16 k, 5 V only RAMs in blocks A, B, C, and D. The 1 Mb (F03) modules contain 64 k, 5 V only RAMs in blocks A and B only. Two (2) Mb (F04) modules contain 64 k, 5 V only RAMs in blocks A, B, C, and D.

Many memory expansions are possible, up to 4 Mb. Tables 14-2 and 14-3 list all the possible combinations of STMs for the memory system.

1876





Figure 14-1 STM Component Block Layout



NOTE

SWITCH POSITION IS CLOSED ON THE SIDE ON WHICH THE DOT APPEARS.

Figure 14-2 Module Selection Switches

TABLE 14-2 MEMORY CONFIGURATIONS (35-771 LBC)

	CHASSIS SLOT	STM TYPE	MEA030	MEA020	MEA010	MEA000	STORAGE CAPACITY
BASIC SYSTEMS	SLOT 14	F01	0	0	0	0	256 kb
	SLOT 15	(none)	-	-	-	-	
	SLOT 14	F02	X	0	0	0	512 kb
	SLOT 15	(none)	-	-	-	-	
	SLOT 14	F03	X	X	0	0	1,024 kb
	SLOT 15	(none)	-	-	-	-	
	SLOT 14	F04	X	X	X	0	2,048 kb
SLOT 15	(none)	-	-	-	-		
POSSIBLE EXPANSIONS	SLOT 14	F01	0	0	0	0	512 kb
	SLOT 15	F01	1	0	0	0	768 kb
	SLOT 14	F02	X	0	0	0	
	SLOT 15	F01	0	1	0	0	1,024 kb
	SLOT 14	F02	X	0	0	0	
	SLOT 15	F02	X	1	0	0	1,280 kb
	SLOT 14	F03	X	X	0	0	
	SLOT 15	F01	0	0	1	0	1,536 kb
	SLOT 14	F03	X	X	0	0	
	SLOT 15	F02	X	0	1	0	2,048 kb
	SLOT 14	F03	X	X	0	0	
	SLOT 15	F03	X	X	1	0	2,304 kb
	SLOT 14	F04	X	X	X	0	
	SLOT 15	F01	0	0	0	1	2,560 kb
	SLOT 14	F04	X	X	X	0	
	SLOT 15	F02	X	0	0	1	3,072 kb
	SLOT 14	F04	X	X	X	0	
SLOT 15	F03	X	X	0	1	4,096 kb	
SLOT 14	F04	X	X	X	0		
SLOT 15	F04	X	X	X	1		

X means "Don't Care"

TABLE 14-3 MEMORY CONFIGURATIONS (35-806F02 LBC*)

	CHASSIS SLOT	STM TYPE	MEA030	MEA020	MEA010	MEA000	STORAGE CAPACITY
BASIC SYSTEMS	SLOT 14	F02	0	0	0	0	512 kb
	SLOT 15	(none)	-	-	-	-	
	SLOT 14	F03	X	0	0	0	1,024 kb
	SLOT 15	(none)	-	-	-	-	
	SLCT 14	F04	X	X	0	0	
	SLOT 15	(none)	-	-	-	-	
POSSIBLE EXPANSIONS	SLOT 14	F02	0	0	0	0	1,024 kb
	SLOT 15	F02	1	0	0	0	
	SLOT 14	F03	X	0	0	0	1,536 kb
	SLOT 15	F02	0	1	0	0	
	SLOT 14	F03	X	0	0	0	2,048 kb
	SLOT 15	F03	X	1	0	0	
	SLOT 14	F04	X	X	0	0	2,560 kb
	SLOT 15	F02	0	0	1	0	
	SLCT 14	F04	X	X	0	0	3,072 kb
	SLOT 15	F03	X	0	1	0	
	SLOT 14	F04	X	X	0	0	4,096 kb
	SLOT 15	F04	X	X	1	0	

X means "Don't Care"

*The 256 kb (F01) STM cannot be used with the 35-806F02 LBC

14.1.3 Memory Cycle Start/End

The memory cycle is initiated by the negative going edge of Memory Cycle Initiate (MCIO) and is disabled by Memory Cycle Complete (MCCO), terminating all memory operations. This block also initiates timing for the row and column address strobes.

14.1.4 LMB Description

14.1.4.1 LMB 001:381

LMB lines 001:381 carry the address, read/write data, to and from memory. During the address time, LMB lines 001:131 carry the row and column address to the RAMs. During the read/write time, LMB lines 001:381 carry the RAM data. Table 14-4 lists the function of each bus line.

TABLE 14-4 BUS LINE FUNCTIONS

LMB	R/W MODE ADDRESS	NAME	REFRESH MODE ADDRESS	R/W DATA
001	Row Add	AC	Ref Address	Data Bit 0
011	Row Add	A1	Ref Address	1
021	Row Add	A2	Ref Address	2
031	Row Add	A3	Ref Address	3
041	Row Add	A4	Ref Address	4
051	Row Add	A5	Ref Address	5
061	Row Add	A6	Ref Address	6
071	Column Add	A7		7
081	Column Add	A8		8
091	Column Add	A9		9
101	Column Add	A10		10
111	Column Add	A11		11
121	Column Add	A12		12
131	Column Add	A13		13
141	Chip Row Access (MS)	A14		14
151	Chip Row Access (LS)	A15		15
161	Quad Word Enable	QWEO		16
171	Data			17
181				18
191				19
201				20
211				21
221				22
231				23
241				24
251				25
261				26
271				27
281				28
291				29
301				30
311	▼			31
321	Check Bits			Check Bit 00
331				01
341				02
351				03
361				04
371				05
381	▼			06

MX021 Memory Expansion *Column Address

MX031 Memory Expansion *Row Address

* Expanded address lines for F03, F04 STMs using 64 k RAM chips

14.1.4.2 LMB 001:061

During the address time of the bus function, LMB lines 0:6 contain the address of one of the 128-cell rows within each RAM chip in the array. This address is latched by the STM.

14.1.4.3 LMB 071:131

During address time of the bus function, LMB lines 071:131 contain the address of one of the 128-cell columns within each RAM chip in the array. This address is latched by the STM.

14.1.4.4 LMB 141:161

During the address time of the bus function, LMB lines 141:151 enable access to one of the 4-word rows in either the A or B array. LMB line 161, when low (inactive), enables access to all four rows (quadword) in either array.

14.1.5 I/O Transceiver

The I/O transceiver carries data to and from the array on 39 bidirectional lines. The transceiver is controlled by the mode control circuitry via the Data Out Enable (DOEO) and Data In Enable (DIEO) signals.

14.1.6 Mode Control

The mode control receives Memory Write Enable (MWE0) or Memory Read Enable (MRE0) signals from the LBC and generates Read, Data Out Enable (DOE), or Write, Data In Enable (DIE) signals to the I/O transceiver.

14.1.7 Memory Read Data Strobe

The Memory Read Data Strobe (MRDS0) signal indicates availability of the read data on the LMB lines.

14.1.8 Word Access Decoder

Lines MWA001:011 enable access to one of the 4-word rows in either the A or B array. These lines must agree with LMB lines 141:151.

14.1.9 Strobe Clock Drivers

The address drivers access the storage cell within the selected RAM chip. The Row Address Strobe (RAS) and Column Address Strobe (CAS) clock drivers facilitate the R/W operation of the selected word in either the A or B array.

14.1.10 RAM Chip Array

The RAM chip array is configured in a horseshoe arrangement as shown in Figure 14-3, with one inner 39-bit quadword labeled A array which is divided into two blocks: block A, which consists of bits 0:18, and block B, which has bits 19:38. A complementary outer 39-bit quadword labeled B array is also divided into two blocks: block C, consisting of bits 0:18, and block D, consisting of bits 19:38.

1877




Figure 14-3 RAM Chip Array

14.2 STORAGE MODULE OPERATION

The module select switches and memory expansion straps enable selection of one of the possible 2 STMs. When a module is selected, a high level is generated on (MS1), Sheet 2 (H5). Figure 14-4 depicts module selection and Tables 14-5 and 14-6 contain memory strapping information.

TABLE 14-5 MEMORY EXPANSION STRAPPING (35-771 LBC)

35-764	A56 LOCATION	A63 LOCATION
F01 .256 Mb		12-6
F02 .512 Mb	6-11	12-6 8-9 11-14
F03 1.0 Mb	14-11 10-13	12-6 10-7 8-9
F04 2.0 Mb	14-11 10-13 2-15	8-9 10-7 6-13 11-5

TABLE 14-6 MEMORY EXPANSION STRAPPING (35-806F02 LBC*)

35-764	A56 LOCATION	A63 LOCATION
F02 .512 Mb	12-11	12-6 11-14
F03 1.0 Mb	14-11 10-13	12-6 8-9
F04 2.0 Mb	14-11 10-13 4-15	12-6 8-9 10-7 11-5

* The 256 kb (F01) STM cannot be used with the 35-806F02 LBC.




Figure 14-4 Module Select Circuit

14.2.1 Timing

14.2.1.1 Start of Memory Cycle

A memory cycle starts upon arrival of the negative-going edge of (MCIO) as shown in Figure 14-5. Noting that the module has been selected (MS1 is high), MCIO clocks the memory busy flip-flop (A49) and generates (MBO), which latches the LMB lines 0:16 on the F02 version, as well as MX021 and MX031 on the F03 and F04 versions (3A4). Also generated by the memory busy flip-flop is MB1, which passes through a delay line (A62) and generates the row (RAS) and column (CAS) strobe timing, RAST1 and CAST1.

14.2.1.2 End of Memory Cycle

Every memory cycle ends on the low-going edge of the Memory Cycle Complete (MCCO). MCCO resets the memory busy flip-flop which disables RAST1 and CAST1, thus completing the memory cycle.

14.2.1.3 Address Latches and Drivers

Upon arrival of MCIO, MBO goes low and enables the address latches and expansion address (depending on the functional variation of the board) to latch in the row and column addresses (refer to Figure 14-6). LMB lines 141:151 (3A7), which select one of the 4-chip (word) rows (0-3) if a single fullword is desired, are also latched. During the address time, LMB line 161 determines if a quadword is desired. If low, all four rows (words) in the array are enabled, and lines LMB 141:151 are ignored. When the row and column address are propagated through the driving circuitry, the single memory cell in the row or rows is selected.

14.2.1.4 RAS Drivers

The leading edge of MCIO clocks the Memory Busy flip-flop (A49). MB1 is then passed through a delay line and also propagated through complementary AND gates (A50, A51), which generate RAS timing for both A and B arrays (RASTA1, RASTB1). (Refer to Figure 14-5.) The RAS timing strobes are then propagated through the word row decoding circuitry with the selected word row or rows depending upon the state of A141, A151, and QWEO at location 3A9. The output of the RAS drivers enables the selected rows of RAMs. All RAS drivers are selected simultaneously during a refresh cycle.




Figure 14-5 Timing Control




Figure 14-6 Address Latches and Decoder

14.2.1.5 Memory Word Access Decode

Refer to Table 14-7 during this discussion. The Memory Word Access (MWA001:011) lines are similar in function to LMB lines 141:151, which are discussed in the section on address latches and drivers. The lines in the decoder provide access to one of the 4-word rows in the A or B array. The MWA lines generate (WA0) and (WA1). These lines are used to steer the RAST1 and WT1 decoding to one of the 4-word rows during the Read-Modify-Write operation. (Refer to Figure 14-7.)

TABLE 14-7 BLOCK AND ROW DECODE TABLE

STM TYPE	LMB		*MX011	*MEA020	BLOCK DECODED	ROW DECODED
	141	151	**MEA030	**MEA010		
*** F01	0	0	X	X	A/B	0
	0	1	X	X		1
	1	0	X	X		2
	1	1	X	X		3
F02	0	0	0	X	C/D	0
	0	1	0	X		1
	1	0	0	X		2
	1	1	0	X		3
	0	0	1	X	A/B	0
	0	1	1	X		1
	1	0	1	X		2
	1	1	1	X		3
F03	0	0	x	x	A/B	0
	0	1	X	X		1
	1	0	X	X		2
	1	1	X	X		3
F04	0	0	X	0	C/D	0
	0	1	X	0		1
	1	0	X	0		2
	1	1	X	0		3
	0	0	X	1	A/B	0
	0	1	X	1		1
	1	0	X	1		2
	1	1	X	1		3

* Use MX011 and MEA020 for the 35-806F02 LBC.

** Use MEA030 and MEA010 for the 35-771 LBC.

*** F01 STMs can only be used with the 35-771 LBC.

NOTE

Zero indicates low level (<.8 V at connector).

14.2.1.6 Write Clock Drivers

The MWA lines are used to steer the write timing pulse WTA1 and WTB1 for selection of the appropriate word row to be written into. The word row is selected by the decoding of these strobes and by word select lines WA0 and WA1 and their inverse, which generate a low (active) pulse on the selected CWE line. (Refer to Figure 14-8.)

1146-2




Figure 14-7 Word Access Decode




Figure 14-8 Write Clock Drivers

14.2.1.7 Write Mode

A write to memory occurs upon arrival of Memory Write Enable (MWE0) going low (active). The output generates a high (inactive) level on the output of A66, Pin 7 (RE0). This signal disables the 4:1 multiplexors and thus enables the write data to be placed onto the internal bidirectional data bus. The Data Input Enable (DIE0) going low (active) activates I/O receivers which place the write data into the RAM chip's D input, as shown in Figure 14-9. Simultaneously, the Write Timing flip-flop (A49) is clocked and, along with single-shot pulse generator (A47), produces Write Timing Pulse WTA1 or WTB1. (Refer to Figure 14-6.) The presence of Chip Write Enable (CWE) (4B1) at both A and B arrays stores the data into the RAM location determined by LMB lines 001:131 during the address time. Figure 14-10 shows the timing during a write operation.

14.2.1.8 Read Mode

A read from memory occurs when the selected STM receives Memory Read Enable (MRE0). This low-active signal generates the signal Data Out Enable (DOE0). Since MWE0 is high (inactive) during this time, as shown in Figure 14-11, RE0 is low (active). This enables the 4:1 multiplexors to receive data from the RAMs. In addition, DOE0 is propagated through a delay (typically 12 ns) to

an input of NAND gate A81 and is coupled with a delayed (typically 100 ns) CASET1 to generate a Memory Read Data Strobe (MRDS0) signal. (Refer to Figure 14-12.) The MWA lines then select one of four channels of the multiplexor which places the read data onto the internal bidirectional bus. The first MRDS0 (first word in the quadword mode) is delayed by CASET1 and delay line A77 (typically 100 ns), to insure proper setup and access time of the RAM data. The second, third, and fourth MRDS0s (in quadmode operation) are delayed by the RC circuit and propagation delay of the gates between A81, pin 8 (DOE0) and A81, pin 14 (MRDS0) (typically 20 ns).




Figure 14-9 Data I/O




Figure 14-10 STM Write Mode Timing Diagram




Figure 14-11 Read Control




Figure 14-12 STM Read Mode Timing Diagram

14.2.1.9 Refresh


The dynamic nature of the RAM chips requires periodic refreshment of stored data every 2.0 ms. (Refer to Figure 14-13.) Refresh is accomplished when the STM receives the MREF0 signal. This signal sets the STM into the refresh mode, prevents write operations, and enables all RAS drivers to produce RAS clock to all RAMs.

Refresh (row) address lines are latched by arrival of MCIO and clocked by RAS into the RAMs. The STM operates in two refresh modes: cycle steal mode, and burst (battery backup) mode.

Cycle steal - 128 refresh cycles are generated every 2 ms in between read or write operations.

Burst (battery backup) - 128 refresh cycles are generated in one burst every 2 ms. In between the bursts, the P5S is shut down, thus reducing the current drain on P5U which is battery backed up.

1715-1



NOTES

1. APPLICABLE IN THE BURST REFRESH MODE ONLY
2. THE RISE AND FALL TIME OF RCLC0 IS LESS THAN 100 ns (.8 V TO 2.4 V).

Figure 14-13 STM Refresh Mode Timing Diagram

14.2.2 Power Supply

14.2.2.1 Introduction

The STM uses two +5.0 V supplies: P5 and P5U. P5 powers the nonrefresh circuitry. P5U (which is a separate uninterrupted +5.0 V supply) is used to supply the RAM chips and refresh-related circuitry. P5U must be maintained to ensure valid memory. Another source derived from P5U is P5S (switched). The P5S is generated via an on-board PNP transistor switch controlled by PFSD0. P5S powers refresh control circuitry which is pulsed every 2 ms during battery backup operation.

14.2.2.2 P5S Power Down

A P5S power-down sequence starts upon arrival of PFSD0 going low (active). This sets comparator A61, pin 10 high, which is compared to pin 11 (which maintains a 2.4 V level during normal operation). Since A61, pin 10 is higher than pin 11, pin 13 of A61 goes low, turning off the PNP transistor switch and thereby causing P5S to discharge eventually to ground. As P5S discharges below 4.8 V, A61, pin 14 goes low activating MCLC0, CC0, and RCLD0 to prevent an accidental write operation into RAMs. Low RCLC0 indicates to the controller (LBC) that the STM is in the low-power mode.

14.2.2.3 P5S Power Up

P5S power-up is accomplished following the release of PFSD0=1 (inactive). PFSD0 going high turns on the PNP transistor switch which raises P5S to P5U level. Once P5S reaches approximately 4.8 V, A61, pin 14 goes high releasing RCLC0, CC0, and RCLD0. This signifies to the controller that the STM is ready to accept refresh cycles.

14.3 MNEMONICS

The following is a list of the mnemonics on the STM board. The meaning and the 35-764D08 schematic location of each signal are provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
BREFO	Buffered refresh	2E1
BSCLR0	Buffered systems clear	16B5
CA"A":CA"D"	Chip address lines (A-D)	3G1-9
CAEO	Column address enable	2M4
CAS"A":CAS"D"	Column address strobe	3M5-9
CASTA1:CASTB1	Column address strobe timing	2M4
CRAAO:CRADO	Row address strobe	3K1-9

MNEMONIC	MEANING	SCHEMATIC LOCATION
CWEA:D	Chip write enable	4D1-9
DIEO	Data in enable	2M7
DOEO	Data out enable	2M8
LMB001:061	Local memory bus (row address and data lines)	3A2
LMB071:131	Local memory bus (column address and data lines)	3A5
LMB141:151	Local memory bus (word row selection and data lines)	3A7
LMB161	Local memory bus (single/quad select and data line)	3A7
LMB171:381	Local memory bus (data lines)	6E7
MBO	Memory busy	2D3
MCCO	Memory cycle complete	2A3
MCIO	Memory cycle initialize	2A3
MEA00:30	Memory expansion address	2B7
MRDSO	Memory read data strobe	2M8
MREO	Memory read enable	2E7
MREFO	Memory refresh	3A7
MS1	Module select	2H5
MWA001:011	Memory word access	2B9
MWEO	Memory write enable	2E7
MX031:011	Memory super expansion address	2A5
P5	+5 V supply	16A8
P5S	+5 V switched supply (internal)	16M7
P5U	+5 V uninterruptible supply	16L6
PFSDO	P5S shutdown	16B6
RAEO	Row address enable	2F4
RAST1	Row address strobe timing	2M2
RCLCO:D0	Refresh clear	16J5
REO	Read enable	2J6
REFO	Refresh	3C7
WAO, WA1	Word access select lines	2C9
WT1	Write timing	2N3

CHAPTER 15 ADJUSTMENTS

15.1 INTRODUCTION

This section provides the adjustments for the EDMA Protocol Logic, EDMA control oscillator, and the High Performance Floating-Point Processor (HPFPP). The CPU clocks are derived from a crystal oscillator and require no adjustments.

15.2 EDMA PROTOCOL LOGIC OSCILLATOR ADJUSTMENT

These oscillators are set at the factory and usually do not require further adjustments. If adjustments are necessary, however, the following procedure should be followed (refer to Sheet 6 of Functional Schematic 35-770D08):

1. Turn processor power off.
2. Connect 04H09 to ground.
3. Connect 04B11 to ground.
4. Connect 04B04 to ground.
5. Turn processor power on.
6. With scope probe on QUE0 (04R08), adjust capacitor 02A (80-02) for a 60 to 65 nanoseconds pulse width of QUE0.
7. Attach another scope probe on SOT0 (04R11). Adjust capacitor 04A (02-80) for 270 to 280 nanoseconds from falling edge of QUE0 to falling edge of SOT0.

15.3 LOCAL MEMORY TO EDMA CONTROL OSCILLATOR ADJUSTMENT

Perform the following five steps (refer to Sheet 5 of Functional Schematic 35-770D08):

1. Turn power off.
2. Connect 01A01 to ground.
3. Connect 01A04 to ground.

4. Turn power on.
5. Adjust capacitor 00A (80-02) for FDA1 to be a square wave period of 480 nanoseconds.

NOTE

If the waveform appears unstable, readjust the capacitor to a different position.

15.4 CLOCK ADJUSTMENTS FOR THE HPFPP

Refer to the Perkin-Elmer 3220 High Performance Floating-Point Processor Installation and Maintenance Manual, Publication Number 29-705, while performing the following steps:

1. Turn CPU power off and remove the HPFPP.
2. Install an M80 Extender Board (28-015) in slot 8 of the processor chassis.
3. Install the HPFPP in the M80 Extender Board with the HPFPP-A Board on top.
4. Connect a scope probe to TP1 (100-2 on HPFPP-A) ACLK1A and adjust the scope time base for 20 nanoseconds/division. (Refer to Functional Schematic 35-715D08, Sheet 4, Location M7.)
5. Select nominal clocks by setting the dip switches in location 16A on the HPFPP-A to the following positions:

SWITCH #	POSITION	SWITCH #	POSITION
1	CFF	5	OFF
2	ON	6	OFF
3	CFF	7	ON
4	CFF	8	OFF

6. Turn CPU power on and momentarily ground pin 5 of the IC at 16B (HPFPP-A).

NOTE

Grounding 16B05 forces the HPFPP oscillator into a free-running condition which can be halted only by an initialize or power down.

7. Set the HPFPP clocks to nominal by adjusting the trimmer capacitor at location 14B on the HPFPP-A Board. Nominal clocks are:

ACLK1A (TP-1) = 100 nanoseconds (rise edge to rise edge at 1.5 V levels)

8. Turn CPU power off and remove HPFPP from the extender board.
9. Remove extender board from the processor chassis.
10. Install the HPFPP-B Board in slot 8 and the HPFPP-A board in slot 7 of the processor chassis. Install the two 50-conductor cables between connectors 3 and 4 of the HPFPP-A and -B Boards.

CHAPTER 16 02-663 TEST AID

16.1 INTRODUCTION

The 02-663 Test Aid is a compact, durable, and simple-to-use test fixture. It provides the necessary control to display the B, S, and ROM DATA (RD) buses of the processor, as well as the Control Store Address (CSA), four processor flags, Instruction Register (IR), and I/O attention lines (INT).

This chapter covers the operation, installation, and maintenance of the Test Display.

16.2 GENERAL DESCRIPTION

The 02-663 Test Aid consists of two printed circuit board assemblies, one of which is attached to the processor boards by two front cables. The other board is connected to the backpanel on one of the processor board positions and cabled to the first board by a single flat ribbon cable. Figure 16-1 shows the connections to the processor.

Figures 16-2 and 16-3 show the switch, displays, and cable connections of the test display.

The numbered parts illustrated in Figures 16-2 and 16-3 have the following functions:

1. Cable to CPU-B board connector 4, slot 10
2. Cable to CPU-A board connector 3, slot 09
3. Cable to Test Aid multiplexor
4. Control store address display
5. Display for selected bus
6. Bus selection switch
7. Flag register display
8. Cable from Test Aid multiplexor to display box
9. Connector to mate at location 0, slot 09
10. Connector to mate at location 1, slot 09




Figure 16-1 Test Aid Connections to Processor




Figure 16-2 Display Box




Figure 16-3 Test Aid Multiplexor Board

16.3 INSTALLATION AND OPERATION PROCEDURE

Install and operate the 02-663 Test Aid as follows:

1. Place the console power switch in the STANDBY position.
2. Install cable 1 (refer to Figure 16-2) on connector 4 of the CPU-B board, slot 10. (Refer to Figure 16-1.)
3. Install cable 2 (refer to Figure 16-2) on connector 3 of the CPU-A board, slot 09. (Refer to Figure 16-1.)
4. Put the Test Aid multiplexor on the backpanel CPU-A position, slot 09.
5. Connect the cable from the display box to the Test Aid multiplexor. The cable should lie flat with no twists.
6. Select the bus to be displayed, IR, B, S, or RD by switch 6 (refer to Figure 16-2).
7. Operate the system in the usual manner. The displays track the state of the buses.

16.4 POWER SUPPLY

Power is supplied to the Test Aid multiplexor directly from the backpanel. Power is supplied to the display board from the Test Aid multiplexor through the cable.

16.5 EXTENDER BOARD OPERATION

Cable 2 (refer to Figure 16-2) is provided with enough length for extender board operation.

16.6 TEST AID OPERATION

16.6.1 Test Aid Multiplexor

The Test Aid multiplexor buffers the flag register bits and sends them to the display board; it also corrects the logic levels of some signals and multiplexes the instruction register with I/O attention lines, B bus, and ROM Data Bus (RD Bus) data to the display board. The bus selection switch on the display board generates the two multiplexor control lines, IRO and RDO, which steer the multiplexors as follows:

IRO	RDO	FUNCTION TO DISPLAY
Low	Low	Not used
Low	High	IR bus with attention lines
High	Low	RD bus
High	High	B bus

NOTE

The RD bus does not display RD bits 6, 7, or 8. Bit 7 is SFTEN1 (Single-Precision Floating-Point Enable); bit 6 is DFTEN1 (Double Precision Floating-Point Enable); and bit 8 is tied to ground.

16.6.2 Display Board

The display board selects either the input from the backpanel board or the S bus data by a signal from the selector switch. It then displays the selected bus on the hexadecimal display. The control store address is also inverted and displayed on hexadecimal displays. The flag register bits are displayed on individual LEDs.

16.7 TEST AID DISPLAY

The 02-663 Test Aid uses the Model 8/32 test display printed circuit assembly. The following is a mnemonic cross reference between the 8/32 test display schematics provided (35-612D08) and the Test Aid multiplexor board.

TEST AID
CONN PIN NO.

8/32

02-663

203-5	SAB1EN0	IRO
103-5	SAB2EN0	RDO
121-5	CC0	FLR280
221-5	VCC0	FLR290
120-5	GCC0	FLR200
220-5	LCC0	FLR310
216-3	CSAD040	CSAR200
116-3	CSAD050	CSAR210
218-3	CSAD060	CSAR220
117-3	CSAD070	CSAR230
219-3	CSAD080	CSAR240
118-3	CSAD090	CSAR250
220-3	CSAD100	CSAR260
120-3	CSAD110	CSAR270
222-3	CSAD120	CSAR280
121-3	CSAD130	CSAR290
223-3	CSAD140	CSAR300
122-3	CSAD150	CSAR310
119-5	SAB0	MXD001
219-5	SAB1	MXD011
118-5	SAB2	MXD021
218-5	SAB3	MXD031
117-5	SAB4	MXD041
217-5	SAB5	MXD051
116-5	SAB6	MXD061
216-5	SAB7	MXD071
115-5	SAB8	MXD081
215-5	SAB9	MXD091
114-5	SAB10	MXD101
214-5	SAB11	MXD111
113-5	SAB12	MXD121
213-5	SAB13	MXD131
112-5	SAB14	MXD141
212-5	SAB15	MXD151
111-5	SAB16	MXD161
211-5	SAB17	MXD171
110-5	SAB18	MXD181
210-5	SAB19	MXD191
109-5	SAB20	MXD201
209-5	SAB21	MXD211
108-5	SAB22	MXD221
208-5	SAB23	MXD231
107-5	SAB24	MXD241
207-5	SAB25	MXD251
106-5	SAB26	MXD261
206-5	SAB27	MXD271
105-5	SAB28	MXD281
205-5	SAB29	MXD291
104-5	SAB30	MXD301
204-5	SAB31	MXD311
204-4	CSD001	S001
105-4	CSD011	S011

TEST AID
CONN PIN NO.

8/32

02-663

205-4	CSD021	S021
106-4	CSD031	S031
207-4	CSD041	S041
107-4	CSD051	S051
208-4	CSD061	S061
109-4	CSD071	S071
209-4	CSD081	S081
110-4	CSD091	S091
211-4	CSD101	S101
111-4	CSD111	S111
212-4	CSD121	S121
113-4	CSD131	S131
213-4	CSD141	S141
114-4	CSD151	S151
215-4	CSD161	S161
115-4	CSD171	S171
216-4	CSD181	S181
117-4	CSD191	S191
217-4	CSD201	S201
118-4	CSD211	S211
219-4	CSD221	S221
119-4	CSD231	S231
220-4	CSD241	S241
121-4	CSD251	S251
221-4	CSD261	S261
122-4	CSD271	S271
223-4	CSD281	S281
123-4	CSD291	S291
224-4	CSD301	S301
124-4	CSD311	S311

CHAPTER 17 HIGH SPEED DATA HANDLING OPTION

17.1 INTRODUCTION

The High Speed Data Handling Option upgrades the autodrivers channel of the processor and adds two instructions to the user instruction repertoire. The autodrivers channel calculation time for CRC-BISYNC is greatly reduced and error checking capability is increased to include the CRC-SDLC format. The two added instructions are: Process Byte (PB) and Process Byte Register (PBR). These provide the capability to perform error checking of characters or generation of check characters one data byte at a time. An error check can be calculated in any one of the three formats: LRC, CRC-BISYNC (also called CRC-16), or CRC-SDLC.

17.2 BLOCK DIAGRAM ANALYSIS

The D bus receivers shown in Figure 17-1 buffer direct the I/O bus data to the appropriate logic. The address logic determines if the High Speed Data Handling Option has been selected by the processor. The steering counter logic determines what type of data is being sent to the board and enables the appropriate register for loading. Three types of data can be sent to the board: format data, residual check character data, or the current data character to be included in the residual check character. The format select register is set up by the format data from the processor. One of three formats can be selected: LRC, CRC-BISYNC, or CRC-SDLC. The current data character register contains the current data character for inclusion into the residual character. Table 17-1 contains the base numbers used to calculate the residual check character and is used to calculate CRC-BISYNC and CRC-SDLC. The table in use is selected by the format select logic. The check character buffer contains the residual check character and is updated with a new residual check character each time the current data character register is loaded. The D bus drivers gate data to the D bus when the processor attempts to read the check character buffer. The box active logic is part of the control logic that allows the board to accumulate an error check character.




Figure 17-1 High Speed Data Handling Option Block Diagram

TABLE 17-1 DATA BASE TABLES

(a) Data for the CRC-BISYNC								
00	0000	C0C1	C181	0140	C301	03C0	0280	C241
08	C601	06C0	0780	C741	0500	C5C1	C481	0440
10	CC01	0CC0	0D80	CD41	0F00	CFC1	CE81	0E40
18	0A00	CAC1	CB81	0B40	C901	09C0	0880	C841
20	D801	18C0	1980	D941	1B00	DBC1	DA81	1A40
28	1E00	DEC1	DF81	1F40	DD01	1DC0	1C80	DC41
30	1400	D4C1	D581	1540	D701	17C0	1680	D641
38	D201	12C0	1380	D341	1100	D1C1	D081	1040
40	F001	30C0	3180	F141	3300	F3C1	F281	3240
48	3600	F6C1	F781	3740	F501	35C0	3480	F441
50	3C00	FCC1	FD81	3D40	FF01	3FC0	3E80	FE41
58	FA01	3AC0	3B80	FB41	3900	F9C1	F881	3840
60	2800	F8C1	E981	2940	EB01	2BC0	2A80	EA41
68	EE01	2EC0	2F80	EF41	2D00	EDC1	EC81	2C40
70	E401	24C0	2580	E541	2700	E7C1	E681	2640
78	2200	E2C1	E381	2340	E101	21C0	2080	E041
80	A001	60C0	6180	A141	6300	A3C1	A281	6240
88	6600	A6C1	A781	6740	A501	65C0	6480	A441
90	6C00	ACC1	AD81	6D40	AF01	6FC0	6E80	AE41
98	AA01	6AC0	6B80	AB41	6900	A9C1	A881	6840
A0	7800	B8C1	B981	7940	BB01	7BC0	7A80	BA41
A8	BE01	7EC0	7F80	BF41	7D00	BDC1	BC81	7C40
B0	B401	74C0	7580	B541	7700	B7C1	B681	7640
B8	7200	B2C1	B381	7340	B101	71C0	7080	B041
C0	5000	90C1	9181	5140	9301	53C0	5280	9241
C8	9601	56C0	5780	9741	5500	95C1	9481	5440
D0	9C01	5CC0	5D80	9D41	5F00	9FC1	9E81	5E40
D8	5A00	9AC1	9B81	5B40	9901	59C0	5880	9841
EC	8801	48C0	4980	8941	4B00	8BC1	8A81	4A40
E8	4E00	8EC1	8F81	4F40	8D01	4DC0	4C80	8C41
F0	4400	84C1	8581	4540	8701	47C0	4680	8641
F8	8201	42C0	4380	8341	4100	81C1	8081	4040

TABLE 17-1 DATA BASE TABLES (Continued)

(b) Data for the CRC-SDLC								
00	0000	1189	2312	329B	4624	57AD	6536	74BF
08	8C48	9DC1	AF5A	BED3	CA6C	DBE5	E97E	F8F7
10	1081	0108	3393	221A	56A5	472C	75B7	643E
18	9CC9	8D40	BFDB	AE52	DAED	CB64	F9FF	E876
20	2102	308B	0210	1399	6726	76AF	4434	55BD
28	AD4A	BCC3	8E58	9FD1	EB6E	FAE7	C87C	D9F5
30	3183	200A	1291	0318	77A7	662E	5485	453C
38	BDCB	AC42	9ED9	8F50	FBEF	EA66	D8FD	C974
40	4204	538D	6116	709F	0420	15A9	2732	36BB
48	CE4C	DFC5	ED5E	FCD7	8868	99E1	AB7A	BAF3
50	5285	430C	7197	601E	14A1	0528	37B3	263A
58	DECD	CF44	FDDE	EC56	98E9	8960	BBFB	AA72
60	6306	728F	4014	519D	2522	34AB	0630	17B9
68	EF4E	FEC7	CC5C	DDD5	A96A	B8E3	8A78	9BF1
70	7387	620E	5095	411C	35A3	242A	16B1	0738
78	FFCF	EE46	DCDD	CL54	B9EB	A862	9AF9	8B70
80	8408	9581	A71A	B693	C22C	D3A5	E13E	FOB7
88	0840	19C9	2B52	3ADB	4E64	5FED	6D76	7CFF
90	9489	8500	B79B	A612	D2AD	C324	F1BF	E036
98	18C1	0948	3BD3	2A5A	5EE5	4F6C	7DF7	6C7E
AC	A50A	B483	8618	9791	E32E	F2A7	C03C	D1B5
A8	2942	38CB	0A50	1BD9	6F66	7EEF	4C74	5DFD
B0	B58B	A402	9699	8710	F3AF	E226	DOB D	C134
B8	39C3	284A	1AD1	0B58	7FE7	6E6E	5CF5	4D7C
C0	C60C	D785	E51E	F497	8028	91A1	A33A	B2B3
C8	4A44	5BCD	6956	78DF	0C60	1DE9	2F72	3EFB
D0	D58D	C704	F59F	E416	90A9	8120	B3BB	A232
D8	5AC5	4B4C	79D7	685E	1CE1	0D68	3FF3	2E7A
E0	E70E	F687	C41C	D595	A12A	30A3	8238	93B1
E8	6B45	7ACF	4854	59DD	2D62	3CEB	0E70	1FF9
F0	F78F	E606	D49D	C514	B1AB	A022	92B9	8330
F8	7BC7	6A4E	58D5	495C	3DE3	2C6A	1EF1	0F78

17.3 FUNCTIONAL DESCRIPTION

Sheet 2 of the High Speed Data Handling Schematic (02-428D08) contains the logic comprising the most significant portion (bits 0:7) of the Residual Check Character Register (RCCR). Sheet 3 of the schematic contains the least significant portion (bits 8:15) of the RCCR. The most significant bits can be loaded with three different data forms: data from the D bus, data from Table 17-1, or data from the RCCR itself. The least significant bits can also be loaded with three data formats. The major difference is that the former is loaded with its own contents, while the latter is loaded with the Exclusive-ORed data of the RCCR's most significant 8 bits and the least significant 8 bits of the Table Data (TDAT 8:15). The steering counter shown on Sheet 5 determines the format of data loaded into the RCCR.

Sheet 4 of the schematics contains the format register, Current Character Register (CCR), and the CRC tables. The CCR is an 8-bit register containing the data character currently being calculated into the RCCR. The CCR is loaded from the D bus if the steering counter (Sheet 5) causes it to be a destination. The output of the CCR is Exclusive-ORed with the least significant bits of the RCCR. The resultant data is used as the new residual check character in the LRC mode of error check or the resultant data is applied as an address on CRC tables. There are two distinct data groups that provide data base information for the calculation of character error checks in either a CRC-SDLC or CRC-BISYNC format. Selection of a specific character within the tables is accomplished by the address data from the Exclusive-CRed gates. This address information selects one 16-bit character out of a possible 256 in a given table. Table selection is accomplished by the Format Register (FMTR) which is loaded from the D bus if the steering counter (Sheet 5) selects the FMTR to be a destination. Data loaded into the FMTR specifies one of three types of error checking: LRC, CRC-BISYNC, or CRC-SDLC.

Sheet 5 of the schematics contains both timing and control logic for the High Speed Data Handling Board. This logic may be divided into three categories:

- addressing logic
- acknowledge logic
- clock steering logic

Depending upon strap options, the addressing logic determines if the board is selected by the processor. If TP6 is high, the processor has selected the board and an operation is in progress.

The High Speed Data Handling Option Board has a preferred device address of X'006' when strapped for operation on the processor. The acknowledge logic captures the RACK0 signal once the board is selected by the XXXX processor. The RACK0 signal, when captured, results in gating the contents of the RCCR to the D bus. The acknowledge logic is disabled when the board is set up for a 3240 processor and all RACK0s are propagated as TACK0s. Assuming the board is selected, every transition of CMD0 and DAO (3240 processor only) or BCNT0 (XXXX processor only) causes an internal clock to be generated in the clock steering logic. This clock toggles a 2-bit counter that steers a delayed clock to the appropriate destination register. There are three valid states:

- 01 causes the FMTR to be loaded.
- 10 causes the RCCR to be loaded from the D bus.
- 11 causes the CCR to be loaded and the RCCR to be updated.

The counter remains in state 11 until either an ADRS1 (3240 processor) or an ACK0 (3215 processor) is received. At this time the counter is cleared and the board returned to the initialized state until it is again accessed by the processor.

17.4 CHARACTER ERROR CHECKING CALCULATIONS

The following examples describe the interaction between the processor and the High Speed Data Handling Option Board.

LRC Example:

1. The FMTR is loaded with X'02', placing the High Speed Data Handling Option Board in the LRC mode of error checking.
2. The RCCR is loaded with an initial residual of X'0000'. The initial residual can be any number.
3. The CCR is loaded with X'01' and is Exclusive-ORed with the least significant 8 bits of the RCCR.
4. The resultant data (step 3) is loaded into the least significant 8 bits of the RCCR leaving the most significant bits unchanged. The RCCR contains the value of X'001'.
5. The CCR is loaded next with an X'03' and Exclusive-ORed with the current contents of the RCCR. The resultant data is loaded into the RCCR. The content of the RCCR is X'002'.

CRC-BISYNC Example:

1. The FMTR is loaded with X'00', placing the High Speed Data Handling Option Board in the CRC-BISYNC mode of error checking.
2. The RCCR is loaded with an initial residual value of X'0000', but can be any number.
3. The CCR is loaded with X'01' and Exclusive-ORed with the least significant 8 bits of the RCCR.
4. The resulting data (step 3) is applied to the address inputs of the CRC-BISYNC portion of the ROM table. The CRC-BISYNC table output is X'C0C1'.

5. The most significant 8 bits of the ROM table output are loaded into the most significant 8 bits of the RCCR, and the least significant 8 bits of the ROM table output is Exclusive-ORed with the initial most significant 8 bits of the RCCR.
6. The resulting data (step 5) is loaded into the least significant 8 bits of the RCCR. The RCCR contains the value X'COC1'.
7. The CCR is next loaded with an X'02' and is Exclusive-ORed with the least significant 8 bits of the RCCR. The output of the CRC-BISYNC table is X'5140'.
8. The least significant 8 bits of the CRC-BISYNC table are Exclusive-ORed with the most significant 8 bits of the RCCR. The RCCR still contains the X'COC1' residual. The most significant 8 bits of the CRC-BISYNC table are loaded into the most significant 8 bits of the RCCR, and the least significant 8 bits of the RCCR are loaded with the Exclusive-ORed result.

CRC-SDLC Example:

Calculations for the CRC-SDLC are identical to the CRC-BISYNC with the exception that the data base table used is for CRC-SDLC.

Table 17-1 is a listing of the data base tables used to calculate CRC-BISYNC and CRC-SDLC. The Exclusive-ORed result of the contents of the CCR and the least significant 8 bits of the RCCR become the 8-bit address of a word in the appropriate table. The words contained in the table are partial results.

17.5 MNEMONICS LIST

The following is a list of the mnemonics within the High Speed Data Handling Option Board. These mnemonics represent the function of a given signal in an abbreviated form, and are taken from the 02-428D08 schematics.

MNEMONIC	MEANING	SCHEMATIC LOCATION
ACCMO	Accumulates a check character; indicates that the steering counter is in the 11 state	Sheets 2, 3, and 5
ADRSO	Used by the processor I/O system when selecting a device on the bus (3240 processor only)	Sheet 5

MNEMONIC	MEANING	SCHEMATIC LOCATION
BADRC	High speed data handling address line (XXXX processor only); must be grounded at backpanel	Sheet 5
BCNTO	High speed data handling control line (XXXX processor only)	Sheet 5
C001:150	Newly calculated residual character input data	Sheets 2 and 3
CCRNT0	Clears the steering counter and initializes the board	Sheets 4 and 5
D000:150	D bus data sent and received by the processor	Sheets 2, 3, and 4
DCR0	Unused processors	Sheet 5
ELRES1	Early load residual character - used when loading the RCCR from the D bus	Sheets 2 and 5
LDATA1	Loads data character from the D bus into the Current Character Register (CCR)	Sheets 4 and 5
LFMT1	Loads Format Register (FMTR) from the D bus	Sheets 4 and 5
LLRES1	Late load residual character - used when updating the RCCR from the internal calculations (C001:151)	Sheets 2 and 5
LRCDO81:151	LRC data - this is the Exclusive-ORed contents of the CCR and the least significant 8 bits of the RCCR.	Sheets 3 and 4
LRCEN1	LRC enable - decoded state of the FMTR indicating the selected LRC format of error check	Sheets 3 and 4
RACK0	Received acknowledge - when operation is in progress, indicates processor is unloading RCCR	Sheet 5

MNEMONIC	MEANING	SCHEMATIC LOCATION
RCDOC1:151	Residual character data - contents of the Residual Check Character Register	Sheets 2, 3, and 4
TDAT001:151	Table data output - may be from either the CRC-EISYNC or CRC- SDCC portion of the table	Sheets 2, 3, and 4
ULCRC1	Unloads the Residual Check Character Register into the D bus	Sheets 3 and 5

CHAPTER 18
8 MEGABYTE (8 MB) LOCAL BANK CONTROLLER (LBC)

18.1 INTRODUCTION

18.1.1 General

Although the 3210 memory system can contain a maximum of only 4 Mb of main memory, the 35-806F02 8 Mb LBC may alternately be installed in place of the 35-771F04 4 Mb LBC described in Chapter 13. Even though the 35-806F02 LBC has 8 Mb addressing capability, the 3210 is restricted to 4 Mb of main memory due to spare slot availability and STM power requirements.

18.1.2 Power Requirements

Table 18-1 provides the power requirements for the LBC board.

TABLE 18-1 POWER REQUIREMENTS

VOLTAGE SYMBOL	NOMINAL VOLTAGE	MAXIMUM CURRENT DRAIN (AMPS)		
		OPERATING (SELECTED)	OPERATING (UNSELECTED)	BATTERY MODE
P5	+5.0 V	13.7A	13.7A	13.7A*
P5U	+5.0 V	1.8A	1.8A	1.8A

*P5 supply may be depowered in the battery mode.

18.1.3 Strapping and Test Point Information

The following test points are located on the front edge of the 35-806F02 LBC Board:

1. ECC Disable (TP1 and TP2, Sheet 5)

Strapping TP1 to TP2 disables the Error Check and Correction (ECC) circuit, thereby preventing correction or detection of data errors. The error logger cannot be updated with the ECC disabled.

For normal ECC and error logger operation, TP1 and TP2 should be left unstrapped.

2. TP3-TP4 Strap

TP3-TP4 must always be strapped for this system.

3. PSU Monitor (TP6, Sheet 13)

The PSU supply voltage (+5.0 V + 1%) may be monitored at TP6 using TP1, TP3, or TP7 for the ground reference.

4. MB1 Monitor (TP5, Sheet 13)

The MB1 flip-flop may be monitored at this point using TP1, TP3, TP7, TP10, or TP12 for the ground reference.

5. TP7-TP8 Strap

TP7-TP8 must always be left unstrapped for this system.

6. TP9-TP10 Strap

TP9 and TP10 must always be strapped for this system.

7. UCE Lamp Reset (TP11 and TP12, Sheet 7)

The UCE lamp may be reset by momentarily shorting TP11 and TP12. This feature must be used only by trained personnel.

8. Cycle Steal Refresh Inhibit 0/1 (TP13 and TP14, Sheet 13)

Cycle steal refresh may be inhibited by connecting either TP13 or TP14 to TP12 (GND). This feature must be used only by trained personnel.

9. Refresh Counter Load (TP15, Sheet 13)

The refresh counter may be preset to all 1s by connecting TP15 to TP12 (GND). This feature must be used only by trained personnel.

10. Timer A Set (TP16, Sheet 16)

The A Timer may be forced CN by connecting TP16 to TP12 (GND). The timer will remain in the active high state as long as TP16 is grounded. This feature must be used only by trained personnel.

11. P5 Shutdown and P5 Shutdown A (TPA and TPB, Sheet 13)

TPA and TPB must remain strapped. Only trained personnel should remove this strap.

12. TPP, TPO, TPN, TPM, TPL, TPK, TPJ, TPI, TPH, TPG, TPF, TPE, TPD, and TPC. These test points are not used on the 35-806F02 LBC.

18.1.4 LBC LED Indicator Information

The following LED indicators are located on the front edge of the 35-806F02 LBC board:

1. P5U Indicator

The P5U indicator lights whenever the P5U supply is active. The P5U supply remains active at all times unless the REMOTE POWER switch (X5) or the MAINTENANCE RESET switch is placed to the OFF position. Before removing the LBC board or STMs, verify that the P5U LED is extinguished and that the KEY switch on the System Control Panel (SCP) is in the OFF position.

2. Uncorrectable Error (UCE) and Module Identification Indicators

The Uncorrectable Error (UCE) indicator lights whenever a Storage Module (STM) outputs a data word containing a detectable multiple bit error. When the UCE indicator is lit, the module ID indicators contain the 512 kb module address where the last Read error occurred.

The UCE indicator remains lit until the SCP INITIALIZE switch is depressed, until the KEY switch is placed in the OFF position, until an REL instruction is executed, until a Read is executed to nonpresent memory, or until TP11 and TP12 are shorted. When the UCE indicator is off and the module ID indicators are on, they indicate that a memory access was made to the module specified by the lamps, but that the system is not equipped with that module.

18.2 FUNCTIONAL ANALYSIS

18.2.1 Refresh

Refer to Figures 18-1 and 18-2 for refresh timing information. The Storage Modules (STMs) utilize MOS dynamic Random Access Memories (RAMs) which require periodic refresh cycles at each of the 128 row address locations every two milliseconds. This is accomplished by executing a single refresh cycle every 16 microseconds (cycle steal mode) or a 128 refresh cycle burst every two milliseconds (burst mode). During any refresh cycle, every memory chip within the system is selected and refreshed at the same row location.




Figure 18-1 Refresh Cycle Steal Timing




Figure 18-2 Burst Refresh Timing (128 Cycles)

18.2.1.1 Burst Mode

The burst mode is entered whenever the console INITIALIZE switch is depressed or the KEY switch is placed to the OFF position, causing the System Clear (SCLRO) line to go active. SCLRO (13C3) causes REF1 (13C3) to go active, enabling the refresh address driver 11C (3M2) and setting the MB1 flip-flop. MB0 sets the TA001 flip-flop (16B6), starting the TA timer, which causes MCI0 (16S5) to go active and initiate the refresh cycle to the STM(s). With MREF0 (9G5) active, all STMs in the system are enabled to perform the refresh cycle (refer to the chapter on the STM for a detailed description).

When TA201 (13G8) goes high, the refresh counter (13J5 and 13M5) is advanced and the MB1 flip-flop (13K7) is cleared. This causes MCC0 (9G2) to go active, ending the first refresh cycle. When TA181 (13G8) goes low, the MB1 flip-flop (13K7) is directly set, starting the next refresh cycle. This mode of operation continues for 256 cycles allowing the DPR1 flip-flop (13J2) to be clocked set and PFSD (13N2) to be activated. PFSD0 (9R4) going active causes the STM(s) P5S regulator to shut down, placing it into a low power standby mode and activating RCLC0 (9N5). RCLC1 (13E4) causes the refresh counter (13J5 and 13M5) and the DPR1 flip-flop (13J2) to be cleared, allowing the 1.8 ms one-shot (13M2) to time out and deactivate PFSD1. PFSD0 (9R4) going inactive causes the STM(s) P5S regulator to turn on, deactivating RCLC0 (9N5), thereby setting the MB1 flip-flop (13K7) and initiating a 128 cycle burst. A 128 cycle burst is then performed every 1.8 msec.

This mode of operation continues until SCLRO is brought high by returning the System Control Panel KEY switch to the ON position and timing out the initialize function. This causes the END1 flip-flop (13F5) to be clocked set after completing a 256-cycle burst, allowing the STB1 flip-flop (13H1) to be clocked reset at the end of that burst. STB1 going low causes REF1 (13K3) and REF0 (13L3) to go inactive, allowing LMBY0 (15N8) to be returned high, indicating to the processor that the memory is ready to accept a command. Memory refreshing is continued by performing a single refresh cycle steal every 16 microseconds.

18.2.1.2 Cycle Steal Refresh

A refresh cycle steal is initiated whenever the free-running 16 microsecond oscillator (13B2) clocks the REQ1 flip-flop (13D2) set, thereby allowing the REQ1 flip-flop (15K7) to queue up this request. Flip-flop 07A (13E2) and the RSEL0 flip-flop (13F2) are used to further synchronize the start and end of the refresh cycle to prevent overlapping of memory operations. Operation in the refresh cycle steal mode is identical to the burst refresh cycle, with the exception that only one cycle is executed and the DPR1 flip-flop (13J2) is never activated.

18.2.2 LBC Operating Modes

The LBC operates in a number of different modes (refer to Table 18-2) as determined by the states of ROM data lines RD011:031 (3E7), WRTO (3A6), DMAHWO (3A6), PSEL1 (3A6) and LMA190 (3A5) at the time ERO (13G7) goes active. These signals are loaded into transparent latches whose outputs drive the mode selector logic consisting of one of eight decoders 20F (14C3) and 20J (14C5) and miscellaneous gate functions (left half of Sheet 14). For any given operation, certain mode decoder outputs go active (refer to Table 18-2), setting up the control logic for the specific data manipulation required.

TABLE 18-2 LBC OPERATING MODES

1873-1

M A T R S D O	M A T R S D O	D R S T O	P S E L 1 A	R E L T O	RD			PROCESSOR OPERATIONS	MODE DECODER OUTPUTS ACTIVE (See Sheet 14 35-771D08)
					011	021	031		
1	1	1	1	0	0	0	0	No Memory Operation	
1	1	1	1	0	0	0	1	Store Byte	SBY1, SPW1, SPW0
1	1	1	1	0	0	1	0	Store Halfword (Privileged)*	SHW1, SPW1, SPW0
1	1	1	1	0	0	1	1	Store Halfword (Data)*	SHW1, SPW1, SPW0
1	1	1	1	0	1	0	0	Test Error Logger (Store Byte)	TELO, TEL1, SBY1
1	1	1	1	0	1	0	1	No Memory Operation	
1	1	1	1	0	1	1	0	Store Fullword (Privileged)*	SFW1, SFW0
1	1	1	1	0	1	1	1	Store Fullword (Data)*	SFW1, SFW0
1	1	1	1	1	0	0	0	No Memory Operation	
1	1	1	1	1	0	0	1	Read and Set Halfword	RST0, RST1, SPW1, ROAST1
1	1	1	1	1	0	1	0	Read Halfword (Privileged)* (Fullword Operation)	PRFW0, PRFW1, RFW1, ROAST1
1	1	1	1	1	0	1	1	Read Halfword (Data)* (Fullword Operation)	PRFW0, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	0	0	Read Error Logger	ELO, REL1 (active with LMA190 high), ELST1 (active with LMA190 low)
1	1	1	1	1	1	0	1	Read Fullword (Instruction Read)*	PRFW0, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	0	Read Fullword (Privileged)*	PRFW0, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	1	Read Fullword (Data)*	PRFW0, PRFW1, RFW1, ROAST1
			P S E L 1 A	D M A H W O				DMA Operations	
1	1	1	0	0	0			Store Halfword	SHW1, SPW1, SPW0
1	1	1	0	0	1			Store Fullword	SFW1, SFW0
1	1	1	0	1	0			Read Halfword (Fullword Operation)	DRFW0, DRFW1, RFW1, ROAST1
1	1	1	0	1	1			Read Fullword (Fullword Operation)	DRFW0, DRFW1, RFW1, ROAST1
1	1	0						DMA Read and Set	DRSTO
1	0	1						MAT Read and Set Reference Bit	MATRSRO
0	1	1						MAT Read and Set Dirty Bit	MATRSDO

*LBC does not differentiate between privileged and data instruction.

There are five basic functional modes used by the LBC to service all operations. They are:

1. Store Fullword (Figure 18-3)
2. Store Partial Word (Figure 18-4) including:
 - store byte
 - store halfword
 - read and set
 - test error logger
3. Read Fullword or DMA read (Figure 18-5)
4. Read Error Logger Status (LMA190 low) (Figure 18-6B)
5. Read Error Logger (LMA190 high)
(Refer to Figure 18-6A)

NOTE

All read halfword operations are decoded as read fullword operations by the LBC. Data steering for halfword operations is performed on the CPU-C board.




Figure 18-3 Store Fullword




Figure 18-4 Store Partial Word






Figure 18-5 Read Fullword



A. Read Error Logger



B. Read Error Logger Status

Figure 18-6 Read Error Logger Status

Timing diagrams for the A and B timers are provided in Figures 18-7 and 18-8. Table 18-3 provides data and address bus alignment information. The subsequent sections describe each of the five basic functional modes.




Figure 18-7 A Timer




Figure 18-8 B Timer

TABLE 18-3 MEMORY SYSTEM DATA AND ADDRESS BUS ALIGNMENT

1887

LMA	080 090 100 110	120 130 140 150	160 170 180 190	200 210 220 230	240 250 260 270	280 290 300 310
LMB		001 011	021 031 041 051	061 071 081 091	101 111 121 131	141 151
MEA	000 010 020	030				
MX		021	011 031			
MWA						000 010
ERROR LOG ADDRESS	ERR. LOG. 1/2 SLCT.	0 1 2 3 MODULE NO.	4 5 WORD COLUMN	6 7 8 S0 S1 S2	ST. BIT	

18.2.2.1 Store Fullword

A store fullword cycle is initiated at the processor by setting up the write data lines MDS000:310 (2A4), address lines LMA080:310 (3A1-3A9), write control line WRT0 (3A6), and mode control lines DMAHWO (3A6), PSEL1, and RDO11:031 (3A7). After these lines are set up, the processor generates an ERO (13G7), clocking the MB1 flip-flop set, thereby starting the memory cycle. MB1 going active causes write data to be latched in the input data register (2G8), addresses to be latched in the address register (3A), and the control lines in their respective registers (3A6). MBO having set the TA timer flip-flop (16B6) causes MCIO (16S5) to go active, latching up the address presented on LMB001:151 (3E5,3K2) into the STM selected by lines MEA030:000 (9G). After satisfying the STM address hold time, the EAO flip-flop (16R5) is set, thereby tristating the LMB001:151 address drivers (3E5,3K2). TA101 (2R4 and 15B2) going active enables the input data register (2G8) and the data bus drivers (Sheets 8 and 9), placing the word to be written onto lines D000:310 and LMB000:310. Lines D000:310 are input to the parity generators (4C5,4F5), whose outputs P000:060 propagate through the write parity register (7F7) onto lines GP000:060. This causes the parity data to be placed onto lines LMB321:381 by the parity data drivers (9E8). TAA121 (15A4) causes WE0 to go low, activating MWEO (9G3), allowing the data present on lines LMB001:381 to be written into the selected STM. Following the removal of WE1 (14J3), NCLR1 (14R4) goes active, clearing the MB1 flip-flop (13K7) which enables MCC0 (9G2). With MCC0 activated, the write cycle is completed and CLK0D (15M9) causes LMBY0 to go high, signaling to the processor that the memory is no longer busy.

18.2.2.2 Store Partial Word

A store partial word cycle is initiated in the same way as described in the store fullword description. The cycles differ in that the word to be modified must be read from the STM before performing the write. This is necessary to allow new parity data to be generated from the modified word. The following description continues from the point just prior to enabling the input data register, as described in the store fullword operation.

WDENO (2R4) going active enables the input data register (2G8), placing the byte (store byte operation or test error log operation) or halfword (store halfword operation) of write data onto data lines D000:310. WDENO (14K9) also activates LDBY01:31, causing D000:310 to be loaded into the Good Data Registers (GDR) (Sheet 6).

NOTE

WDENO does not go active during a read and set operation.

TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the Uncorrected Data Register (UDR) (Sheets 8 and 9) and MREO (9G1). The STM responds in 240 nanoseconds by activating MRDSO (9G6), signaling that lines LMB001:381 have been loaded with the read data. RDSO causes the RE1 flip-flop (15J3) to be reset, removing MREO (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoder. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit in error to be input to the GDR (Sheet 6) or Good Parity Register (GPR) (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low allowing the UCEO flip-flop (7N4) to be activated. UCEO at AOI gate 20K (15B2) prevents activating ED1 and ED0 when the modified word is written back into the STM, causing all logical ones to be stored in the STM. This is necessary because the new parity data generated could otherwise make the data appear error free on subsequent reads from this location. TB021 (14G9) going active causes LDGP1 (read and set or test error logger operation only) and select LDBY01:31 lines (14M7) to go active, thereby loading the part of the word not to be modified into the GDRs (Sheet 6). TB080 (14G9) going low deactivates LDBY01:31 and UDD0 (15L4) and activates GDD1 (15N4), placing the modified word onto lines D000:310 (Sheet 6). New parity data is generated from this word and appears on lines P000:060 (Sheets 4 and 5) which are loaded into the write parity register (7F7) and output on lines GP000:060.

NOTE

A test error logger operation does not store away new parity data, but it uses the old parity by enabling the GPR (7F4) onto lines GP000:060.

A read and set operation differs from the above description in that the entire word from the STM is loaded into the GDR and, in turn, output to the processor from the output data register (see read fullword operation for description). Additionally, the most significant bit of the halfword D000 or D160 (15G6), as addressed by LMA140, is set on write data line D000A or D160A (15K6) if MATRSO, DMARSO, or RSTO are activated. D020A is set on write data line D020A if MATRSDO is activated.

TBB141 (15A2) activates ED1 and ED0, placing the modified word data and parity data onto lines LMB001:381 (Sheets 8 and 9). TB161 (15A4) causes WEO and MWE0 (9G3) to go active, placing the

STM in the write mode. WE1 (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), enabling MCC0 (9G2). LMBY0 (15N8), having gone high at the previous edge of CLK0D, signals to the processor that the cycle is complete and the memory is no longer busy.

A DMA read and set and MAT read and set operation is similar to a regular read and set operation, except that only bit 0 is set.

A MAT read and set dirty bit is also similar to a regular read and set operation except that bit 2 is set.

18.2.2.3 Read Fullword

A read fullword operation begins with the processor setting up the address bus and control lines to their appropriate states followed by the initiation of the cycle with ERO (13G7) being activated. ERO sets the MB1 flip-flop (13K7), causing the address register (3B) and control registers (3B, 3E) to be latched and the TA timer flip-flop (16B6) to be set. Lines MX011:031, LMB001:151, and MEA000:030 (Sheet 9) are presented with the address which is latched into the selected STM by MCIO (16S5). After satisfying the STM address hold time, EAO (16S4) going active tristates the address drivers (3E5,3J3,9K9).

TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the UDR (Sheets 8 and 9) and MRE0 (9G1). The STM responds in 240 nanoseconds by activating MRDS0 (9G6) signaling that lines LMB001:381 have been loaded with the read data. RDS0 causes the RE1 flip-flop (15J3) to be reset, removing MRE0 (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoders. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit input to the GDR (Sheet 6) or GPR (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low, allowing the UCEO flip-flop (7N4) to be activated.

TB080 causes lines LDBY01:31 and LDGP1 (14M6) to load and enable the GDRs (Sheet 6) and the GPR (7F3), placing the data (corrected) onto lines D000:310 and GP000:060. ODD1 (16N3) going active places this data onto the MDS000:310 lines (2A5) for the processor. If an error has been detected, TBB101 (15A1) activates ED1 and EDO enabling the write data drivers (Sheets 8 and 9) onto LMB001:381; TEB121 (15A3) activates WE0, enabling MWE0 (9G4); and WE0 (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). If no errors were detected, NE1

(14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). CLKOD (15M9) going active with DUA0 inactive raises the LMBY0 line, signaling to the processor that the memory is no longer busy.

18.2.3 Read Error Logger (Including ECC Description)

The error logger consists of a 16K x 1 (four 4k x 1 RAMs) buffer (10L8), an address multiplexor (10F1), a 16-bit shift register (10K1 and 10G2), a shift address generator (10B3), a syndrome code register (10C8), two Error Status flip-flops (10K4), and control circuitry (Sheet 10).

18.2.3.1 ECC Circuit Description

The Error Check and Correction (ECC) circuitry (Sheets 4 through 7) consists of parity/syndrome generators P00:060 (Sheets 4 and 5); error detector MERO (5M3); first-level error decoders DA0:7, DB0:7, and DC0:7 (5J7); correction bit decoders EB000:160 (Sheet 6) and EPB000:060; uncorrectable error detector (UCE0) with LED display indicator (7M5 and 7R7); and Exclusive-OR bit correction gates (Sheets 6 and 7). The ECC code implemented provides detection and correction of all single-bit errors and detection of all double-bit error combinations.

The Error Correction Code (ECC) logic is used to generate the proper parity bits (P00:P06) when writing into the STM (LMB32:LMB37) or to check the 39-bit data word read from the STM.

When writing into memory, the data to be written is available on D00:D31. The seven parity bits (UP00:UP06) are forced low. The resulting parity bit (P00:P06) outputs, along with the 32-bit data word, are written to the STM. (Refer to Table 18-4.)

Reading from the STM fetches a 39-bit data word, which is provided on the inputs of the ECC logic (D00:D31 and P00:P06). The syndrome output should be all zero if there is no error. (Refer to Table 18-5.) The syndrome output bits (P00:P06) are decoded to correct any single-bit error. Refer to Table 18-5 for decoding the syndrome bits after a read operation.

TABLE 18-4 ERROR CORRECTION CODE (ECC) LOGIC TABLE

1003

PARITY TO BE WRITTEN ON WRITE							DATA TO BE WRITTEN ON WRITE																																		FORCED LOW ON WRITE							PARITY TYPE									
P00:06							D000:310 (LOW ACTIVE BUS)																																		UP00:06																
0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	0	1	2	3	4	5	6												
X							X	X	X		X	X	X		X					X			X				X				X					X	X		X													ODD					
	X						X			X	X	X		X		X			X	X			X			X		X			X					X			X			X															EVEN
		X						X	X	X		X	X		X		X		X			X		X		X		X			X									X	X			X													ODD
			X						X			X	X	X			X	X	X			X	X	X			X	X	X				X												X												EVEN
				X			X	X	X	X					X	X	X	X					X	X	X	X										X		X									X									ODD	
					X										X	X	X	X														X	X	X	X	X	X	X											X							EVEN	
						X									X	X	X	X																																		X					EVEN

X = BITS USED TO GENERATE SYNDROME

EXAMPLE: DATA TO BE WRITTEN = X'00000000' PARITY GENERATED = 1001000

DATA READ AFTER WRITE = X'80000000' PARITY READ = 1001000 SYNDROME RESULT = 1100100 DATA BIT 0 ERROR (SEE TABLE 13-4)

TABLE 18-5 ECC SYNDROME CODE

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
0	0	0	0	0	0	0	NE	0
0	0	0	0	0	0	1	PB6	1
0	0	0	0	0	1	0	PB5	2
0	0	0	0	0	1	1	ME	3
0	0	0	0	1	0	0	PB4	4
0	0	0	0	1	0	1	ME	5
0	0	0	0	1	1	0	ME	6
0	0	0	0	1	1	1	DB28	7
0	0	0	1	0	0	0	PB3	8
0	0	0	1	0	0	1	ME	9
0	0	0	1	0	1	0	ME	10
0	0	0	1	0	1	1	DB27	11
0	0	0	1	1	0	0	ME	12
0	0	0	1	1	0	1	DB19	13
0	0	0	1	1	1	0	DB11	14
0	0	0	1	1	1	1	ME	15
0	0	1	0	0	0	0	PB2	16
0	0	1	0	0	0	1	ME	17
0	0	1	0	0	1	0	ME	18
0	0	1	0	0	1	1	DB26	19
0	0	1	0	1	0	0	ME	20
0	0	1	0	1	0	1	DB18	21
0	0	1	0	1	1	0	DB10	22
0	0	1	0	1	1	1	ME	23
0	0	1	1	0	0	0	ME	24
0	0	1	1	0	0	1	DB23	25
0	0	1	1	0	1	0	DB15	26
0	0	1	1	0	1	1	ME	27
0	0	1	1	1	0	0	DB31	28
0	0	1	1	1	0	1	ME	29
0	0	1	1	1	1	0	ME	30
0	0	1	1	1	1	1	ME	31
0	1	0	0	0	0	0	PB1	32
0	1	0	0	0	0	1	ME	33
0	1	0	0	0	1	0	ME	34
0	1	0	0	0	1	1	DB25	35
0	1	0	0	1	0	0	ME	36
0	1	0	0	1	0	1	DB17	37
0	1	0	0	1	1	0	DB9	38
0	1	0	0	1	1	1	ME	39
0	1	0	1	0	0	0	ME	40
0	1	0	1	0	0	1	DB22	41
0	1	0	1	0	1	0	DB14	42
0	1	0	1	0	1	1	ME	43
0	1	0	1	1	0	0	ME	44
0	1	0	1	1	0	1	ME	45
0	1	0	1	1	1	0	ME	46
0	1	0	1	1	1	1	ME	47

0

1

2

TABLE 18-5 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
0	1	1	0	0	0	0	ME	48
0	1	1	0	0	0	1	DB20	49
0	1	1	0	0	1	0	DB12	50
0	1	1	0	0	1	1	ME	51
0	1	1	0	1	0	0	DB3	52
0	1	1	0	1	0	1	ME	53
0	1	1	0	1	1	0	ME	54
0	1	1	0	1	1	1	ME	55
0	1	1	1	0	0	0	DB7	56
0	1	1	1	0	0	1	ME	57
0	1	1	1	0	1	0	ME	58
0	1	1	1	0	1	1	ME	59
0	1	1	1	1	0	0	ME	60
0	1	1	1	1	0	1	ME	61
0	1	1	1	1	1	0	ME	62
0	1	1	1	1	1	1	ME	63
1	0	0	0	0	0	0	PB0	64
1	0	0	0	0	0	1	ME	65
1	0	0	0	0	1	0	ME	66
1	0	0	0	0	1	1	DB24	67
1	0	0	0	1	0	0	ME	68
1	0	0	0	1	0	1	DB16	69
1	0	0	0	1	1	0	DB8	70
1	0	0	0	1	1	1	ME	71
1	0	0	1	0	0	0	ME	72
1	0	0	1	0	0	1	DB21	73
1	0	0	1	0	1	0	DB13	74
1	0	0	1	0	1	1	ME	75
1	0	0	1	1	0	0	DB2	76
1	0	0	1	1	0	1	ME	77
1	0	0	1	1	1	0	ME	78
1	0	0	1	1	1	1	ME	79
1	0	1	0	0	0	0	ME	80
1	0	1	0	0	0	1	ME	81
1	0	1	0	0	1	0	DB30	82
1	0	1	0	0	1	1	ME	83
1	0	1	0	1	0	0	DB1	84
1	0	1	0	1	0	1	ME	85
1	0	1	0	1	1	0	ME	86
1	0	1	0	1	1	1	ME	87
1	0	1	1	0	0	0	DB6	88
1	0	1	1	0	0	1	ME	89
1	0	1	1	0	1	0	ME	90
1	0	1	1	0	1	1	ME	91
1	0	1	1	1	0	0	ME	92
1	0	1	1	1	1	0	ME	93
1	0	1	1	1	1	0	ME	94
1	0	1	1	1	1	1	ME	95

3

4

5

TABLE 18-5 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERRCR	LOCATION
1	1	0	0	0	0	0	ME	96
1	1	0	0	0	0	1	ME	97
1	1	0	0	0	1	0	DB29	98
1	1	0	0	0	1	1	ME	99
1	1	0	0	1	0	0	DB0	100
1	1	0	0	1	0	1	ME	101
1	1	0	0	1	1	0	ME	102
1	1	0	0	1	1	1	ME	103
1	1	0	1	0	0	0	DB5	104
1	1	0	1	0	0	1	ME	105
1	1	0	1	0	1	0	ME	106
1	1	0	1	0	1	1	ME	107
1	1	0	1	1	0	0	ME	108
1	1	0	1	1	0	1	ME	109
1	1	0	1	1	1	0	ME	110
1	1	0	1	1	1	1	ME	111
1	1	1	0	0	0	0	DB4	112
1	1	1	0	0	0	1	ME	113
1	1	1	0	0	1	0	ME	114
1	1	1	0	0	1	1	ME	115
1	1	1	0	1	0	0	ME	116
1	1	1	0	1	0	1	ME	117
1	1	1	0	1	1	0	ME	118
1	1	1	0	1	1	1	ME	119
1	1	1	1	0	0	0	ME	120
1	1	1	1	0	0	1	ME	121
1	1	1	1	0	1	0	ME	122
1	1	1	1	0	1	1	ME	123
1	1	1	1	1	0	0	ME	124
1	1	1	1	1	0	1	ME	125
1	1	1	1	1	1	0	ME	126
1	1	1	1	1	1	1	ME	127

6

7

NOTE

PB = Parity Bit
 DB = Data Bit
 ME = Multiple Bit Error

During a faulty read operation, data from the STM is input to the parity check generators causing one or more parity/syndrome lines P000:060 to go high and activating MERO (5N2). These lines are also input to the first level decoders (5J5-5J8), whose outputs are further decoded by the correction bit generators (Sheet 6 and 7C3). If a single-bit error is detected, one correction line EB000:160 or EPB000:060 goes high (active), correcting the bit in error. If the error detected was not a single bit error, lines EB000:160 and EPB000:060 remain low (no correction) causing UCEO (7N3) to go active and latching the address (1 of 4) of the faulty STM in the uncorrected error display (7R7).

18.2.3.2 Error Logger Description

The error logger records all detectable single and multiple bit memory errors (refer to Table 18-5). The error logger is divided in two, with the first half covering the lower 4 Mbs of memory and the other half covering the upper 4 Mbs of memory. The system only uses the first half of the error logger since there can only be 4 Mbs maximum. An error can be detected down to the 16k level.

Errors are recorded as follows: parity/syndrome lines P000:060 are latched in the syndrome register (10C8) whose outputs S001:051 are steered onto error logger address lines ELA04:11, along with the word address lines WA000 and 010, via the address multiplexors (10D1 and 10D3). Line S061 is used, along with BA09, as the error log RAM chip enable (CE) decode. BA09 selects between the lower 4 Mb 4k x 1 RAMs, 17k and 14k (10J6 and 10M6), and the upper 4 Mb 4k x 1 RAMs, 16k and 15k (10J8 and 10M8). S061 selects between the two RAMs selected by BA09, placing all even errors (refer to Table 18-6) into 4k x 1 RAM 17k or 16k, and all odd errors into 4k x 1 RAMs 14k or 15k. STM module select lines ELMA11:31 and ERLA01 (10J6, 10J8, and 10L8) are input directly to the 4k x 1 RAMs as most significant addresses. ME1 (10H4) and MEO (10N6), having gone active, cause a low to be written into the address location of the selected RAM, and set either flip-flop 02M (10K4) upper half of the error logger or flip-flop 05K (10K5), lower half of the error logger. These two flip-flops represent the status of their respective error logger halves.

There are two operations provided for obtaining error logger information, read error logger status, and read error logger. Both operations are initiated by sending the read error logger code on lines RD011:31 and setting address bit LMA190 for a read error logger status or resetting address bit LMA190 for a read error logger operation.

A read error logger status operation responds with line MDS160 being set if the error logger contains error information, or reset if no errors have been stored. LMA090 is used to select between the status for each error logger half; if LMA090 is reset, MDS160 returns status for the lower half of the error logger; and if LMA090 is set, MDS160 returns status for the upper

half of the error logger. The selected status flip-flop (10K4 or (10K5) is always reset when a read error logger status is performed.

A read error logger operation reads 16 consecutive locations of the error logger, returning a half-word on lines MDS160-310. LMA090 selects between the upper and lower half of the error logger. Address bits LMA100:180 are steered to the error logger RAMs (10J6, 10J8, 10M6, and 10M8) via the address multiplexor (3E1, 3E3), along with lines AD01:21 from the shift counter (10B3). The contents of eight address locations are read from each 4k x 1 RAM (operated in parallel) of the selected error logger half and loaded into their respective shift registers. Each address location is written back to a one (no error state) before reading out from the next address location. The timing used to perform this operation is derived from system clocks CLK1D and SCLK1A (10A4). After loading the shift registers, their contents are enabled onto lines D160:310, which output onto lines MDS160:310 through the output data register (Sheet 2). AD31 (14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), readying it to accept the next ERO. RCAR0 (10M3), having gone active, allows the ELDUAL1 flip-flop to be reset, removing DUA0 (15N7) and causing LMBY0 (15N8) to be deactivated on the next transition of CLK0D.

The halfword returned during a read error logger operation is interpreted as follows: each bit in the halfword represents 1 of 16 syndrome codes created by concatenating 4 bits with the 3-bit syndrome field (A16:180) sent to the LBC during the REL instruction. For example, if A16:18 were zeros when the REL instruction was executed, the halfword returned would represent syndrome codes 0000000 - 0001111, where bit 31 represents 0000000 and bit 16 represents 0001111. For every bit in the halfword that is set, an error has occurred with the corresponding syndrome. By using Table 18-5, the type of error can then be determined. The location of a chip in error, for errors that have been determined to be single-bit errors, can then be determined using the module number bits and the word column bits in the address field of the REL instruction (refer to Table 18-6).

When performing a read error logger or read error logger status operation, address bit LMA080 must be reset. If LMA080 is set, the operation is not performed and the LBC resets all bits on MDS160:310. Table 18-6 shows the addressing scheme for read error logger and read error logger status operations.

As stated earlier, the system only uses the lower half of the error logger since the maximum memory capacity is 4 Mb. Therefore, performing a read error logger status or read error logger operation with LMA090 set will yield meaningless results in all cases.

Every time P5 is turned off, the error logger is not powered; this means that every time P5 is turned on, the error logger contains invalid data and its status flip-flops may or may not be

set. A read error logger status operation and a read error logger operation must be performed for all error logger addresses in order to clear out the error logger that valid errors can then be recorded.

TABLE 18-6 ERROR LOGGER ADDRESSING SCHEME

1888-1

	ADDRESS BUS BITS (LMA)											
	080	090	100	110	120	130	140	150	160	170	180	190
READ ERROR LOGGER	MUST BE RESET	MUST BE RESET	MODULE NO. (0 - 15)				WORD COLUMN (0 - 3)		SYNDROME BITS S0 S1 S2			MUST BE RESET
READ ERROR LOGGER STATUS	MUST BE RESET	MUST BE RESET	NOT USED (DON'T CARES)									MUST BE SET

NOTE: LMA200:310 are not used (don't cares)

18.3 MNEMONICS

The following is a list of the mnemonics used on the LBC board. The meaning and 35-806D08 schematic source of each signal are provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
A080:A310	Internal address bus lines	Sheet 3
AD01:AD31	Shift counter bits	10C3
BA080	Board Address 8	3F1
BA090/1	Board Address 9	3F1
BMCIO	Buffered memory cycle initiate	9M7
BMVFO	Buffered memory voltage failure line	9M9
BSCLR0	Buffered system clear	9M4
CAR1	Refresh counter carry	13N5
CB011:CB031	Control bits	3F8
CLK0D	Buffered processor clock	10A4
CLK1C	Processor clock	9L7
CLK1D	Buffered processor clock	7N8

MNEMONIC	MEANING	SCHEMATIC LOCATION
CLRO	Cycle steal clear	13D2
CLROB	Clear DU circuit	15E7
CLTB1	TB timer feedback	16A1
CSTRIN00:10	Cycle steal refresh inhibit	13A3
D000:D310	Internal data bus lines	Sheets 2,6,8, 9,10,11
D000A	Test and set bit	15K5
D160A	Test and set bit	15K6
DA0:DA7	First-level error decode bits	5K6,5K7
DB0:DB7	First-level error decode bits	5K5,5K6
DC0:DC7	First-level error decode bits	5K8,5K9
DERRO	Disable error correction line	5G6
DHWO	Buffered DMA halfword line	3C6
DMAHWG	DMA halfword line	3A6
DMARSO	DMA read and set	3D9
DMARSTO	DMA read and set latched	3F9
DPR1	Depower line	13K2
DRFWO/1	DMA read fullword	14E7
DREL1	Data read error logger	14H5
DSFWO	DMA store fullword	14D4
DSHWO	DMA store halfword	14D3
DUA0/1	Data unavailable	15N7
EA0/1	Enable address flip-flop	16S4
EB000:EB310	Data bit correction lines	Sheet 6
EDO/1	Enable data lines	15G1
ELMA00:30	Error logger and module address	3G2,3F3
ELO	Error logger select line	14G4
ELA04:ELA11	Error logger address lines	Sheet 10
ELDUA0/1	Error logger data unavailable	10G4
ELST1	Error logger status select line	14H5
END1	Standby end flip-flop	13F5
EPB000:EPB310	Parity bit correction lines	Sheet 7
ERO	Memory cycle start	13G7
ERLAO1	Error logger address 0	3F1
EWE1	End write enable flip-flop	15F3
FNPMO/1	Nonpresent memory flip-flop	14S5
GDD1	Good data disable flip-flop	15N4
GMVFC	Nonpresent memory or memory voltage fail	9N7
GP000:GP060	Good parity lines	7H2,7H4
LD01	Error logger RAM output	10K8
LD02	Error logger RAM output	10N7
LDBY01:LDBY31	Load byte	Sheet 14
LDGP1	Load good parity line	14M5
LDOD1	Load output data register	16K9
LMA080:310	Local memory address lines	Sheet 3
LMB001:381	Local memory bus lines	Sheets 3,8,9
LMBY0/1	Local memory busy flip-flop	15N8

MNEMONIC	MEANING	SCHEMATIC LOCATION
MATDO	MAT read and set dirty bit latched	3F8
MATRO	MAT read and set reference bit latched	3F8
MATRSDO	MAT read and set dirty bit	3D8
MATRSRO	MAT read and set reference bit	3D8
MBO/1	Memory busy flip-flop	13K7
MBOA	Buffered memory busy lines	13N7
MB1A	Buffered memory busy lines	13N7
MB1B	Buffered memory busy lines	13N8
MB1C	Buffered memory busy lines	13N8
MCCO	Memory cycle complete line	9G2
MCIO	Memory cycle initiate line	16R5
MDS000:MDS310	Processor data bus lines	Sheet 2
MEO/1	Memory error flip-flop	15L2
MEA000:MEA030	Memory expansion address lines	9G1,4
MERO	Memory error detect line	5N2
MER1	Memory error detect line	5N6
MRDSO	Memory read data strobe	9G6
MREO	Memory read enable control line	9G1
MREFO	Memory refresh line	9G5
MWA001	Memory word address line	9G3
MWA011	Memory word address line	9G5
MWEO	Memory write enable control line	9G3
MX01:31	Memory extension address lines	3H2
NCEO	Noncorrectable error line	7R4
NCLR1	Normal clear line	14R4
NEO/1	No error flip-flop	15N2
NPMC	Nonpresent memory line	14R4
NVAL1	Valid RAM data output	12N3
NVMO	Memory voltage failure signal	9L9
ODD1	Output data disable	16N3
P000:P060	Parity/syndrome bits	Sheets 4,5
PFSDO/1	P5 shutdown lines	9R4
PRFWO/1	Processor read fullword line	14H5
PSBYO	Processor store byte line	14D2
PSEL1	Processor select line	3A6
PSEL1A	Buffered processor select line	3C6
PSFWO	Processor store fullword line	14D4
PSHWO	Processor store halfword line	14D3
QWEO	Quadword enable line	16S7
QWMO/1	Quadword mode lines	16S8
RCARO	Ripple carry line	10E4
RCLCO/1	STM refresh clear lines	9N5
RCLRO	Internal refresh clear line	13H4
RCTO/1	Refresh clear time select lines	13L4

MNEMONIC	MEANING	SCHEMATIC LOCATION
RD011	ROM data line	3D8
RD021	ROM data line	3D8
RD031	ROM data line	3D8
RDS0/1	Buffered memory read data strobe lines	9M6
RE0/1	Read enable flip-flop	15K3
REF0/1	Refresh mode control lines	13L3
REL1	Read error logger line	14H5
RELA1	Read error logger RAM chip select enable	10E9
REQ1	Cycle steal request flip-flop	13D2
RFA0:RFA7	Refresh address bus	13N5, 13K5
RFCTLDO	Refresh counter load	13N6
RFQ1	Refresh queue flip-flop	15L7
RFW1	Read fullword control line	14G6
ROAST1	Read and/or set control line	14H6
RSELO	Refresh cycle steal select line	13G2
RST0/1	Read and set control lines	14H2
RSTDCD1	Read and set decode	14D1
RURE1	Data bus control line	14M7
S000:S060	Syndrome bit lines	10C7, 10C8, 10C9
SBY1	Store byte control line	14H2
SCLKOA	Buffered processor shift clock	10C4
SCLK1	Processor shift clock	9L8
SCLK1A	Buffered processor shift clock	9N8
SCLRO	Systems clear relay contact	13C3
SCLROB	Buffered systems clear line	13G3
SCLROC	Buffered systems clear line	13E3
SCLR1B	Buffered systems clear line	13D3
SFW0/1	Store fullword lines	14H4
SHIFT1	Shift register advance line	10G3
SHW1	Store halfword line	14H4
SPW0/1	Store partial word line	14H2, 14G1
STB0/1	Standby mode flip-flop	13H2
TA001:TA201	TA timer outputs	Sheet 16
TB001:TB161	TB timer outputs	Sheet 16
TELO/1	Test error logger control lines	14H2
UCE0/1	Uncorrectable error flip-flop	7R4
UDD0/1	Uncorrectable data disable flip-flop	15L4
UFP1	PSU pullup	13F1
UP000:UP060	Uncorrected parity bit lines	9H8
VAL0/1	Valid bit data input	12H1
WA000/1	Word address counter bits	3M6
WA010/1	Word address counter bits	3M6
WCO	Word counter carry	3M9

MNEMONIC

MEANING

SCHEMATIC
LOCATION

WCCO/1	Word counter carry	3M7
WDENO	Write data enable line	14M9
WEO/1	Write enable lines	15E3
WRT0	Write control line	3A6
WRT0A	Buffered write control line	3C6
WRT1	Buffered write control line	14A3
XRP1	P5 pullup	15N3
XRP2	P5 pullup	14K3
XRP3	P5 pullup	3M8

APPENDIX A HARDWARE DOCUMENTATION GENERAL DESCRIPTION

1. INTRODUCTION

The hardware documentation system establishes the guidelines for:

- Number notation
- Part, drawing, and publication identification
- Component reference designation
- Connector pin numbering
- Drawing system

Hexadecimal numbering and equipment identification systems are also explained.

Component reference designations are determined by the logic board layouts. Assigned reference designations are used throughout the text and drawings when referring to components.

All logic boards have one or more header connectors to connect the board to the chassis backpanel. The boards may have one or more front edge cable connectors, allowing the boards to be interconnected. The pin numbering scheme explains the pin callouts for all connectors used.


The drawing system defines the standard format of all drawings. It specifies how net and registers are named and how ICs, flip-flops, and clocked devices are represented. Schematic drawing conventions are described.

2. SCOPE

This appendix enables the digital technician to understand the documentation system. It describes number notation, the part numbering system, and the drawing system, as well as detailed illustrations.

Also included is a cross reference list of Perkin-Elmer Computer Systems Division part numbers and standard industry part numbers for the ICs and transistors found in the equipment.

REVISIONS



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. IMPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE - DIM 0.005 FIT 0.02 HOLE 0.02 ANGLES 1:17 UNLESS OTHERWISE SPECIFIED		DRAFT		CPU-A TEST AID
		CHK		
		ENGR		
				TASK NO. 03179 Dwg NO. 35-876 Dwg 10-10

3. NUMBER NOTATION

Hexadecimal notation is the most common form of number notation used in Perkin-Elmer Computer Systems Division documentation. A single hexadecimal digit represents a group of four binary bits. Table A-1 lists the hexadecimal characters used.

Hexadecimal numbers are preceded by the letter X and the number is enclosed in single quotation marks. Examples of hexadecimal numbers are: X'1234', X'2EC6', X'A340', X'EEFA', and X'10B9'.

TABLE A-1 HEXADECIMAL CHARACTERS

1884

BINARY	DECIMAL	HEXADECIMAL	BINARY	DECIMAL	HEXADECIMAL	BINARY	DECIMAL	HEXADECIMAL
0000	0	0	0110	6	6	1100	12	C
0001	1	1	0111	7	7	1101	13	D
0010	2	2	1000	8	8	1110	14	E
0011	3	3	1001	9	9	1111	15	F
0100	4	4	1010	10	A			
0101	5	5	1011	11	B			

4. PART NUMBERING SYSTEM

Perkin-Elmer Computer Systems Division parts, drawings, and publications use a common numbering system. The part number and drawing numbers for drawings which describe the part are related. Figure A-1 shows the part number format. The following paragraphs describe the different fields.

0002




Figure A-1 Part Number Format

4.1 Category Field

The two-digit category number indicates the broad class or category to which a part belongs. Examples of category number assignments are:

- 01 - basic hardware systems
- 02 - basic hardware expansions
- 03 - basic software systems
- 04 - software packages
- 05 - microprograms
- 06 - test programs
- 07 - subroutines of general utility
- 10 - spare parts packages
- 12 - card file assemblies
- 13 - panels
- 17 - wire and cables
- 19 - integrated circuits
- 20 - transistors
- 27 - peripheral equipment
- 29 - manuals
- 34 - power supplies
- 35 - assembled printed circuit boards
- 36 - electro-mechanical devices

4.2 Sequence Field

The sequence number identifies a particular item within the category. Sequence numbers are assigned serially and have no other significance.

4.3 Functional Variation Field

The optional functional variation field consists of the letter F followed by two digits. The F field distinguishes between parts which are not necessarily electrically or mechanically equivalent, but which the same set of drawings describes. For example, a power supply may be internally strapped to operate on either 110 VAC or 220 VAC. With the exception of this strap, all power supplies of this type are identical. A note on the assembly and test specification drawings describes the strapping option.

4.4 Manufacturing Variation Field

The optional manufacturing variation field consists of the letter M followed by two digits.

The M field distinguishes between parts which are electrically and mechanically equivalent (interchangeable), but which vary in manufacture method. For example, if leads are welded instead of soldered on an assembly, the M field changes.

An exception to the M field meaning exists for software related categories. When used in software, the M field number indicates the form in which a particular program is presented. If a program is a set of machine instructions, these instructions may be presented on punched cards, paper tape, or magnetic tape and can be in symbolic, relative, or absolute binary form. Thus, the same program is presented several ways.

The format for the M field and its meaning for software is:

Mxy

where x identifies the media selection (i.e., paper tape, magnetic tape, cassette, etc.) and y identifies object or source and the format.

x		y	
conceptual	0	1	object program standard
paper tape	1		format 32-bit processor
cassette	2	4	memory image
magnetic tape (800 bpi)	3	6	object program standard
			format 16-bit processor
cards	4	7	object nonstandard format
disk (2.5 Mb)	5	8	object established task
disk (10 Mb)	6	9	source program
magnetic tape (1600 bpi)	7		

These numbers refer to the physical program placed on an approved media for software. A paper tape object program, in standard format for a 16-bit processor, has an M16 identifier. A magnetic tape object program, in standard format for a 32-bit processor, has an M31 identifier.

The following M numbers also have special meaning:

00 conceptual object
 91 32-bit object listing
 92 programming specifications
 95 program description
 96 16-bit object listing
 98 operating procedures
 99 documentation and manuals

4.5 Revision Field

The optional revision field consists of the letter R followed by two digits.

The R field indicates electrical or mechanical changes to a part. It does not change the part's original character. The R field changes often reflect improvements. A part with a revision level higher than the one specified can be used; however, a part with a revision level lower than specified cannot be used.

NOTE

A part number must contain a category number and a sequence number. All other fields are optional.

4.6 Drawing Field

The optional drawing field consists of a letter from A to E followed by two digits. The letter indicates the size of the original drawing. Each letter's size is as follows:

- A - 216 mm x 279 mm (8 1/2" x 11")
- B - 279 mm x 432 mm (11" x 17")
- C - 432 mm x 558 mm (17" x 22")
- D - 558 mm x 864 mm (22" x 34")
- E - 864 mm x 1118 mm (34" x 44")

The two digits indicate the drawing type:

- | | |
|-----------------------------|------------------------------------|
| 01 - parts list | 15 - program description |
| 02 - machine details | 16 - operating instructions |
| 03 - assembly details | 17 - program design specifications |
| 05 - art details | 18 - flowcharts |
| 06 - wire run list | 19 - product specification |
| 08 - schematic | 20 - installation specification |
| 09 - test specification | 21 - maintenance specification |
| 10 - purchase specification | 22 - programming specification |
| 12 - information | 24 - application information |
| 13 - program listing | 25 - functional specifications |
| 14 - abstracts | |

Examples:

Some examples of the part numbering system follow. The numbers were arbitrarily selected, and in most cases, they are fictitious.

- 35-060 The sixtieth printed circuit board assigned a part number under this system.
- 35-060M01 A printed circuit board electrically and mechanically interchangeable with the 35-060, but differing in manufacture method.
- 35-060F01 A printed circuit board not electrically, but mechanically, interchangeable with the 35-060 and described by the same set of drawings.
- 35-060R01 A revised 35-060 printed circuit board which supersedes the 35-060.
- 35-060B01 The 279 mm x 432 mm (11" x 17") parts list for a 35-060.
- 35-060B08 The 279 mm x 432 mm (11" x 17") schematic for a 35-060.
- 06-072A13 A 216 mm x 279 mm (8 1/2" x 11") listing of the 06-072 test program.
- 06-072A12 A 216 mm x 279 mm (8 1/2" x 11") information drawing on the 06-072 test program. Probably a part of the program.
- 29-060 The sixtieth manual assigned a number under this system. This number is not referenced to the part number of equipment described in the manual.

5. DRAWING SYSTEM

This section describes the drawings provided with the equipment. Drawings provided with peripheral devices and other purchased items may vary from the system described in this section. A digital system may be divided into a collection of functionally independent circuits such as memory, processor, and I/O device controllers. These circuits could be saleable units in their own right; electrically, they are self-contained and perform their function with minimum dependence on other functional circuits in the system. Hence, a functional circuit is treated as a building block. Each schematic contains information including type and location of discrete Integrated Circuits (ICs), pin connections, all interconnections within the schematic, connector pin numbers, and connections to other boards. The schematics reflect all the logical operations performed by the circuits. Symbols used on schematics generally conform to MIL-STD-806B.

5.1 Logic Boards

Three logic boards are used in the equipment: half, regular, and oversize. All logic boards contain one or more header connectors to connect the logic board to the chassis backpanel. The boards may contain front edge cable connectors, as required, allowing boards to be interconnected. Component locations on the logic boards are determined by the board layout.

Four standard chassis house the logic boards. The chassis are either 178 mm (7") or 356 mm (14") high and are classified by the number and type of boards they hold.

The chassis and the logic boards they can accommodate are given in Table A-2.


TABLE A-2 CHASSIS/BOARD CONFIGURATIONS

CHASSIS	BOARD MAXIMUM NUMBER AND TYPE
356 mm (14 inch) 16 slot	5 Oversize, 11 Regular

5.1.1 Half-Board Logic Layout

Figure A-2 illustrates a half-board 178 mm (7") logic board layout. Half-boards measure 178 mm x 381 mm (7" x 15") and can be placed in either the right or left half chassis position as required.

With the single header connector 1 or 0 (CONN 1 or CONN 0), components are numbered from left to right, starting in the upper left corner. If a front edge cable connector is required, it is located and numbered as shown in Figure A-2.



*The 178 mm (7") half-board is installed, with an adapter, in either the 1 or 0 side of a chassis slot. The backpanel connector and pins are referenced by the board location, 1 or 0.

**The front edge connector number (X) depends upon the board location in the slot as shown below:

BOARD BACKPANEL CONNECTION	FRONT EDGE CONNECTOR
0	2
1	3

Figure A-2 Half-Board Layout

Two 178 mm (7") half-boards can be inserted into a designated chassis slot via the 16-398 Half-Board Adapter Kit. (See Figure A-3.) Depending on requirements, the half-board adapter kit can strap two active 178 mm (7") boards or one active board and one blank 178 mm (7") board. Wiring does not take place between the boards and the adapter. Due to the adapter's design, the connectors on the board plug directly into the chassis slot backpanel connector.

665




Figure A-3 16-398 Half-Board Adapter

5.1.2 Regular Logic Board Layout

Figure A-4 illustrates a regular logic board layout. Regular logic boards measure 381 mm x 381 mm (15" x 15") with header connectors (CONN 0 and CONN 1) located on the right. The first IC in the upper corner is 01 and the first capacitor is C1. Optional front edge cable connectors (CONN 2 and CONN 3) are located as shown in Figure A-4.

0004-1





Figure A-4 Regular Logic Board Layout

5.1.3 Oversize Logic Board Layout

Figure A-5 illustrates an oversize logic board layout. Oversize logic boards measure 381 mm x 432 mm (15" x 17"). The boards have three header connectors (CONN 0, 1, and 2). Five front edge connectors (CONN 3, 4, 5, 6, and 7) are located as shown in Figure A-5. For individual board layouts, refer to the related installation manual.

0727-1



*FRONT EDGE CONNECTORS AS REQUIRED.

**REFER TO APPLICABLE INSTALLATION MANUAL FOR INDIVIDUAL BOARD LAYOUT.

Figure A-5 Oversize Logic Board Layout

5.2 Connector Pin Numbers

Connector pin numbers are identified by a 4-digit number in the format rpp-c,

where:


r is the row number
 pp is the 2-digit pin number
 c is the connector number

For example, connector pin number 103-1 refers to the fourth pin (03) in row 1 of connector 1. (See Figure A-6.)

5.2.1 Regular and Half-Boards

Figure A-6 shows the header and front edge cable connector's pin numbering scheme for regular and half boards. Header connectors have two rows of pins, and 42 positions. Front edge cable connectors have two rows of pins, but the pins may vary in the number of positions.

0006-1



*THE HALF BOARD IS INSTALLED WITH AN ADAPTER, IN EITHER THE 1 OR 0 SIDE OF A CHASSIS SLOT. THE BACKPANEL CONNECTOR AND PINS ARE REFERENCED BY THE BOARD LOCATION, 1 OR 0.

Figure A-6 Regular and Half-Board Connector Pin Numbering

5.2.2 Oversize Boards

Figure A-7 shows the header and front edge cable connector's pin numbering scheme for oversize boards. Header connectors (CONN 0, 1, and 2) have two rows of pins and 44 positions. Front edge cable connectors (CONN 3, 4, 5, and 6) have two rows of pins, but the pins may vary in number. Connector 7 is located in three positions, as indicated.




Figure A-7 Oversize Board Connector Pin Numbering

5.3 Register Naming System

The following rules are used to name registers:

1. Mnemonic names are restricted to six descriptors and a state indicator.
2. Each bit in the register is numbered, usually starting at 00 on the left, or most significant positions, and continuing to N-1 on the right. N is the number of bits in the register.
3. The 00 bit is the Most Significant Bit (MSB) and N-1 is the Least Significant Bit (LSB).

5.4 IC Representation

The ICs mounted directly on the logic board are represented on the schematic drawing by logic symbols. Each symbol contains the reference designation, device part number (category and sequence), and symbol mnemonic designation. (See Figure A-8.)




Figure A-8 High Speed AND Gate

The designations, numbers, and references shown in Figure A-8 are:

A20 Shows the component location on the logic board. (Refer to Section 5.1.)

19-025 The number 19 is the category number of ICs and the 025 is the sequence number of the component.

HA Designates that this component is a high speed AND gate. Other common designators are:

P - power gate
SDF - Schottky, D flip-flop
SG - Schottky gate
SGO - Schottky high speed gate, open collector
SBO - Schottky high speed buffer, open collector
B - Buffer
SB - Schottky high speed buffer
LOR - Low power Schottky OR
LN - Low power Schottky NCR
SOR - Schottky OR
SN - Schottky NOR
SA - Schottky AND
SF - Schottky J/F flip-flop

L1 This input lead is from area L1 on the same schematic sheet.

10M1, }
12A2, } Designate outputs to other logic schematic sheets.
18K4 }

218-0 }
117-0, } Designate inputs from connector 0.
114-0 }

Pin numbers 01, 02, 04, 05, and 06 correspond directly to the actual IC pin numbers.

5.5 Flip-Flops

When possible, the immediate output from a flip-flop (1 or 0 side) has a mnemonic name preceded by an F. Usually, a flip-flop named PSEL (Processor Selected) has an output mnemonic on the 0 side of FPSEL0. (Refer to Figure A-9.) Thus, when observing a mnemonic at the terminal end of a net, the digital technician has an indication that the signal is the output from a flip-flop rather than a decoded function.




Figure A-9 Clocked Devices

5.6 Clocked Devices

Clocked devices, flip-flops, and counters in particular, are drawn to indicate information concerning their inputs. An input, having a circle adjacent to the pin designation, implies that a low active signal is needed to perform the specified operations. The symbol > at the clock input shows that the device changes state on an edge. If no circle is present, the chip is positive edge triggered. (Refer to Figure A-9.)

5.7 Nets

A net is an electrical connection between two or more points in a circuit. Ordinarily, a net has an originating end, usually a collector where the signal is generated, and one or more terminating ends. It is often convenient to assign descriptive mnemonic names to nets to identify them on schematics. Whether or not a net is named is arbitrary; however, a net is always assigned a name if:

1. The net is contained on one drawing sheet; but it is not a complete solid line on that sheet.
2. Part of the net appears on more than one sheet.
3. Part of the net connects with a different schematic.
4. Part of the net leaves a logic board.

If a net is named, the following rules apply:

1. Except in special cases, mnemonic names are a maximum of six characters plus a state indicator.
2. No other characters are permitted.
3. Where possible, mnemonics are descriptive; however, descriptive names are not always possible and the danger of misinterpreting a mnemonic exists.
4. A mnemonic name can be assigned to only one net.
5. A state indicator suffixes every mnemonic. This indicator consists of the digit 1, for the logically true state, or the digit 0, for the logically false state. For example, the set side of a flip-flop normally has 1 state indicator; the reset side normally has the 0 state indicator. The state indicator for a function changes each time that function is inverted. Thus, the state indicator permits assigning the same mnemonic to functions that are identical except for an inversion. Logic 0=.5 VDC or less, logic 1=2.4 VDC or more.
6. When a logical function is inverted, an inversion indicator is added after the state indicator allowing for functionally equivalent, but electrically different nets to have the same mnemonic name. Assume a signal NAME1 may be inverted to produce NAME0. If NAME0 is then inverted, NAME1A is produced. NAME1 and NAME1A are functionally equivalent, but physically different nets.

If a net fans out to many sheets of a schematic or to sheets on different schematics, it is assigned a mnemonic name and zoned from sheet to sheet. This zoning allows for proper identification of the originating and terminating ends of the net. The originating end of a net is the driver where a signal is generated. Terminating ends are all other points to which the net connects. When a lead leaves a sheet at the originating end, it is zoned by first indicating the sheet on which the net reappears. Assume that the gate shown in Figure A-8 is on schematic Sheet 20. The output NAME1 appears on Sheet 10, 12, and 18 of the schematic. The schematic number is implied. When a net enters a sheet from another sheet, it is labeled with the same mnemonic name and is only zoned back to the originating end of the net. In Figure A-8, the ENBL1 may have many other terminations in addition to the one shown. When a net leaves the sheet where it originates, it is generally zoned to every other sheet where the net terminates; the terminating end is zoned only to the originating sheet. On schematics, signals are coordinated between sheets only when the sheets are related to the same board. When a signal leaves a board, the backpanel map must be used.

When a lead leaves a logic board, it usually leaves through a logic board backpanel connector pin. Even if the complete net is on one drawing sheet, these connector pins must be shown on the schematic. Since the logic board location number, either in the logic symbol or the footnote, implies the connector number itself, only the connector pin number must be indicated under the pin symbol. In Figure A-8, RD061 enters the logic board on pin 114 of header connector 0.

5.8 Schematics

Figure A-10 is a schematic sheet with call-outs of the described conventions. The schematic drawings for a basic digital system are located in the rear of the appropriate digital system maintenance manual. Schematic drawings for other expansions are included with the expansion or with the publications which describe the expansion.




Figure A-10 Functional Schematic Format Drawing

6. PART NUMBER CROSS REFERENCE LIST

PART NO.	TYPE	VENDOR/JEDEC NUMBER
19-001	Dual 4 Input NAND DTL	861*
19-002	Triple 3 Input NAND DTL	863
19-003	Quad 2 Input NAND DTL	849
19-004	Hex 1 Input NAND DTL	837
19-005	Dual Power Gate DTL	844*
19-006	Dual Buffer DTL	832*
19-007	Flip-Flop DTL	848*
19-008	Gate Expander Dual 4 Input DTL	833*
19-009	8 Bit Stack DTL	930*
19-010	Differential Comparator LIN	710C
19-012	Dual 4 Input NAND Buffer TTL	74H40
19-013	Quad 2 Input NAND DTL	946
19-014	Dual J-K FLip-Flop DTL	855*
19-015	Hex Inverter 1 Input	74H04
19-016	Quad 2 Input NAND TTL	74H00
19-017	Triple 3 Input NAND TTL	74H10
19-018	Dual 4 Input NAND TTL	74H20
19-019	Single 8 Input NAND TTL	9007*
19-020	Operational Amplifier LIN	1709*
19-021	Quad 2 Input Power DTL	1644*
19-022	Dual J-K Flip-Flop TTL	3061*
19-023	Selected Dual Buffer 19-006 with 20-30 nanosecond delay ETL	932*
19-024	Triple 3 Input AND TTL	74H11
19-025	Dual 4 Input AND TTL	74H21
19-026	2-2-2-3 Input AND/OR TTL	74H52
19-027	4 Bit Adder TTL	7475
19-028	4 Bit Serial Adder TTL	7483
19-029	Quad Exclusive - CR TTL	7486
19-030	4 Bit Shift Register TTL	7495
19-031	One Shot TTL	74121
19-032	1 of 10 Decoder Open Collector	74145
19-033	Dual Sense Amplifier LIN	7524
19-034	Retriggerable One Shot TTL	74122
19-035	4 Bit Up/Down Counter TTL	74193
19-036	Quad 2 Input Open Collector TTL	7438
19-037	High Performance Operational Amp	748393
19-038	Dual 4 line to 1 line Mux TTL	74153
19-039	4 Bit ALU TTL	74181
19-040	4 Stage Look Ahead Carry TTL	74182
19-041	4 x 4 Register Stack TTL	74170
19-042	Dual Retriggerable One Shot TTL	74123
19-043	Quad 2 Input NAND Open Collector	74H01
19-044	Hexadecimal Inverter Open Collector TTL	74H05

*Obsolete

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
19-045	Dual J-K Flip-Flop TTL	74H106*
19-046	Quad RS-232C Line Driver	ML1488
19-047	Quad RS-232C Line Receiver	MC1489A
19-048	8 Bit Shifter 24 Pin DIP	74198
19-049	1024 Bit PROM TTL	DM8587
19-050	8 Input NAND TTL	74H30
19-051	1024 Bit PROM TTL	74187
19-052	Dual 4 Input Buffer	832*
19-053	4 2-line-to-1-line Data Sel. Mux	74157/9322
19-054	Quad 2 Input NAND STTL	7400
19-055	Quad 2 Input NAND STTL	74S00
19-056	Quad 2 Input NAND Open Collector STTL	74S03
19-057	Hex 1 Input Inverter STTL	74S04
19-058	Triple 3 Input NAND STTL	74S10
19-059	Triple 3 Input AND STTL	74S11
19-060	Dual 4 Input NAND STTL	74S20
19-061	Dual 4 Input Buffer STTL	74S40
19-062	2-2-3-4 Input AND/OR Inverter STTL	74S64
19-063	Dual D Edge Triggered Flip-Flop STTL	74S74
19-064	Dual J-K Flip-Flop STTL	74S112
19-065	Quad 2:1 Mux Non-Inverting STTL	74S157
19-066	Quad 2:1 Mux Inverting STTL	74S158
19-067	4 Bit ALU STTL	74S181
19-068	4 Stage Carry Look Ahead Carry STTL	74S182
19-069	8 line to 1 line Mux STTL	74151
19-070	4 Bit Synchronous Counter TTL	74161
19-071	Quad D Edge Triggered Flip-Flop	74175
19-072	4 Bit Left/Right Shift Register TTL	74194
19-073	Dual 4:1 Mux Tri-State TTL	8214(NAT)
19-074	8 Bit Priority Encoder TTL	9318(F)
19-075	16 x 4 Register Stack TTL	3101(INT)
19-076	1024 Bit Memory MOS	TM54062
19-077	256 Bit Memory TTL	6531(MON)
19-078	Dual 4 Input NAND Open Collector	74S22
19-079	Comparator Dual	NE5211
19-080	1024 Bit PROM TTL	82S29(SIG)
19-081	Univ. Asynchronous Receiver/ Transmitters	TR1042A
19-082	2-2-3-4 Input AND/OR Invert Open Collector STTL	74S65

* Obsolete

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
19-083	9 Bit Parity Generator/Checker STTL	82S62(SIG)
19-085	Timer	MC1555
19-086	741 C DIP Operational Amplifier	741
19-087	747 DIP Operational Amplifier	747
19-088	733 C DIP Operational Amplifier	733
19-089	Dual D Edge Triggered Flip-Flop	74H74
19-090	High Speed (710) Differential Comparator DIP	710
19-091	Retriggerable Single One Shot	9600
19-092	Negative Voltage Regulator	1463
19-093	Positive Voltage Regulator	1469
19-094	Positive Voltage Regulator	723
19-095	Linear Positive Voltage Regulator	805
19-096	First In-First Out Serial Memory 64 Word 4 Bit	3341
19-097	Amplifier	LH0002* (RES)
19-098	Quad 2:1 Multiplexor Non-Inverting	74157
19-099	Dual Sense Amplifier Inverting	75234
19-100	Dual Driver 8 Pin DIP	75452
19-101	Quad-2 Input Positive NAND Buffer	7437
19-102	6-1 Input Buffer/Buffer Open Collector	7407
19-103	1 of 10 Decoder	7442
19-104	Current Switch Memory Driver	75325
19-105	Dual Differential Driver	75114/ 9614
19-106	Dual Differential Receiver	75115/ 9615
19-107	Dual Sense Amplifier	7520
19-108	Quad 2 Input NAND	7400
19-109	Hex Inverter Buffer Driver Open Collector	7406
19-110	Hex Inverter	7404
19-111	Dual 4 Input NAND Buffer	7440
19-112	Optically Coupled Isolator	4N25
19-113	360 Dual Line Driver	75123
19-114	360 Triple Line Receiver	75124
19-115	Quad 2 Input AND TTL	74H08
19-116	Dual 4:1 Multiplexor STTL	74S153
19-117	4 Bit Magnitude Comparator STTL	74S85
19-118	Quad Bus Transceiver TTL	26S12A
19-119	Expandable AND/OR Invert TTL	74H55
19-120	Dual Timer	NE556
19-121	Matched Pair 19-085 (P.S. Timing)	MC1555

* Obsclete

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
19-122	1024 Bit PROM TTL	SEE 19-051
19-123	Dual Voltage Controlled Oscillator	74S124
19-124	4-2 Input NAND Buffer STTL	74S37
19-125	4-2 Input NAND Buffer STTL	74S38
19-126	Dual 2 Wide 2 Input AND/OR Inverter STTL	74S51
19-127	4-2 Input Exclusive OR STTL	74S86
19-128	13 Input NAND, 3-State STTL	74S134
19-129	3 to 8 Line Decoder STTL	74S138
19-130	2-4 Input NAND 50 Ohm Line Driver STTL	74S140
19-131	4D FF STTL	74S175
19-132	4 2/1 Mux STTL	74S258
19-133	4 Bit Binary Full Adder TTL	74283
19-134	Hexadecimal Buffer/Inverter TTL	8T98
19-135	4 Bit Binary Counter STTL	(98S16)
19-136	1 of 10 Decoder HS & HV	74145
19-137	Dual Peripheral Positive OR Driver 8 Pin DIP	75453(SIG)
19-138	Character General	2513
19-139	Driver/Decoder	7447AN
19-140	8 Bit Latch	9334PCQM
19-141	Multi-Port Register	9338PCQM
19-142	1024 Bit PROM TTL	SEE 19-080
19-143	4K x 1 NMOS RAM	9050
19-144	4-Hysteresis Rec	8T380
19-145	Voltage Regulator +15 500 Milli-amperes	78M15AUC
19-145F01	Voltage Regulator +12 500 Milli-amperes	78M12AUC
19-145F02	Voltage Regulator -15 500 Milli-amperes	LM340T-15
19-146F00	Voltage Regulator -15 500 Milli-amperes	79M15/ LM320T-15
19-146F01	Voltage Regulator -12 500 Milli-amperes	79M12/ LM320T-15
19-146F02	Voltage Regulator -2 500 Milli-amperes	79M05
19-146F03	Voltage Regulator -5 500 Milli-amperes	7905/ LM320T-5
19-147F01	8 Channel Analog Mux	H11-181A-5
19-147F02	8 Channel Analog Mux	Analog Devices A07503JN

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
19-148	Voltage Follower	LM310D
19-149	High Speed Op Amp	HA2-2525-5
19-150	2 Channel Analog Switch	DG1828A/ IH5048 CTW
19-151	Low Level Inst Amp	AD521JD
19-152	Linear Amp	BB3660J
19-153	4-2 Input NAND LPTTL	74LS00
19-154	Hex Inverter LPTTL	74LS04
19-155	3-3 Input NAND LPTTL	74LS10
19-156	2-4 Input NAND LPTTL	74LS20
19-157	8 Input NAND LPTTL	74LS30
19-158	4-2 Input NOR LPTTL	74LS02
19-159	4-2 Input OR LPTTL	74LS32
19-160	4-2 Input AND LPTTL	74LS08
19-161	3-3 Input AND LPTTL	74LS11
19-162	2-4 Input AND LPTTL	74LS21
19-163	4-2 Input NAND Schmitt Trigger LPTTL	74LS132
19-164	4-2 Input NAND Buffer LPTTL	74LS37A
19-165	2-D FF LPTTL	74LS74
19-166	2-JK FF LPTTL	74LS112
19-167	4-D FF LPTTL	74LS175
19-168	3 to 8 Decoder Demux LPTTL	74LS138
19-169	Hex Inverter Open Collector LPTTL	74LS05
19-170	4-2 Input NAND Open Collector LPTTL	74LS03
19-171	Dual Multivibrator	74LS123
19-172	4-2 Input Exclusive OR LPTTL	74LS86
19-173	8 to 1 AND/OR Invert Mux LPTTL	74LS151
19-174	4-2 Input AND/OR Mux LPTTL	74LS257
19-175	4-2 Input AND/OR Mux LPTTL	74LS157
19-176	4-2 Input Mux LPTTL	74LS258
19-177	4-1 Input AND/OR Mux LPTTL	74LS153
19-178	3-3-2-2 Wide AND/OR Inverter LPTTL	74LS51A
19-179	4-3-3-2 AND/OR Inverter LPTTL	74LS54
19-180	4 Bit Counter LPTTL	74LS161
19-181	4 Bit Up/Down Counter LPTTL	74LS193
19-182	4 Bit Left/Right Shift Register TTL	74LS194
19-183	2-Line Driver	75110
19-184	4 Bit Micro Controller	AMD2901
19-185	4K-Bit ROM	N82S115
19-186	4K-Bit PROM	82S215N
19-187	Quad 2:1 Mux with Storage LPTTL	74LS298
19-188	RCM Chip Programmed In House 16 Bit LSU	
19-189	ROM Chip Programmed In House 32 Bit LSU	

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
19-190	Quad Comparator	LM339
19-191	Quad 2-Input NOR Gate	CD4001AE
19-192	Dual D Flip Flop	CD4013AE
19-193	1024 Bit PROM TTL	SEE 19-051
19-194	2K PROM TTL	N82S131
19-195	2K PROM TTL	SEE 19-051
19-196	Quad 2 Input 3 State Mux. Non Inverting	74S257
19-197	1024 B Dynamic RAM (NMOS)	MK4096N-16
19-198	Field Programmable Logic Array	82S00
19-200	16 x 4 First In-First Out (FIFO)	9430
19-201	6800 Micro-Processor	MC6800
19-202	Peripheral Interface Adapter (PIA)	MC6820
19-203	Sync Serial Data Adapter (SSDA)	MC6852
19-204	1K RAM	MCM6810A
19-205	2 Phase Clock	MC6870A
19-206	4 Input 3 State Line Transceiver	8T26/ 8T26A
19-207	Error Checking, Polynomial Gen.	MC8506P
19-208	Dual VCO	MC4024P
19-209	Phase Frequency Detection	MC4044
19-210	Micro-Processor	2608-1/ MCM6830P
19-214	Asynchronous Communication Interface Adapter	MC6850
19-215	Differential Line Driver	AM26LS31
19-216	Differential Line Receiver	AM26LS33
19-217	Tri-state Line Driver/Receiver	
19-218	1024 x 1 Bi-Polar RAM	74S214A
19-219		82S181A
19-220	1024 x 8 PROM	82S181A
19-221	16,384 x 1 MOS RAM	MK4116P-2
19-222	Over-Voltage Protector	MC3423U
19-223	9 Bit Even/Odd Parity Generator/Checker	74S280
19-224	Octal Flip-Flop	74LS377
19-225	Line Driver/Receiver	74LS244
19-226	Refresh Counter	3242
19-227	Hex Flip-Flop	74LS174
19-228	4096 x 1 MOS RAM	MK4027-2
19-229	Tri-state Hex Buffer	8T97
19-230	Shift	74S350
19-231	D Register	MC2918
19-232	8 Bit Latch	74S373
19-233	Octal Flip-Flop	74S374
19-234	Quad 2 Input NOR Gate	74S02
19-235	Quad 2 Input OR Gate	74S32
19-236	Quad 2 Input AND Gate	74S08
19-238	10 Volt Precision Reference	AD581JH
19-239	Baud Rate Generator	

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
19-240	Octal Bus Driver	74S241
19-241	Dual 5 Input NOR Gate	74S260
19-242	Optically Coupled Isolator	MCT273
19-243		
19-244	RCM	702,703 (Centronics)
19-245		
19-246	Reg Pulse Width Modulator	SG3524
19-247	3 Term Reg 1 Amp	SG78XXCK UA78XXKC
19-248	3 Term Reg 1 Amp	UA78L12, UA78C12ACDB, LM78L12AHC
19-249	Digital Delay Module	212XX(Pulse), DL-18XX(Valor)
19-250	Dual Mono Multivibrator	74221, SN74221
19-251	Hex Invert/Hysteresis	SN7414
19-252	1KX1 RAM (MOS)	2125AL, 93L425XC
19-253	2KX8 Bipolar PROM	3636-1, 76161-5
19-254	256 x 9 RAM	93479XC, N82S212
19-255		
19-256	Xtal Clock Osc.	XO-33C20 (Dale), 7401-308, 20MHZ (Spectrum)
19-258	P NAND Gate/Invert	SN74S133
19-259	2-4 Decoder/Demux	SN74S139
19-260	2-4 Decoder/Demux	SN74LS139
19-261	8-3 Encoder	SN74LS148
19-262	Octal Buffer/3 State Output	SN74LS240
19-263	Octal D Type Flip-Flop	SN74LS374
19-264	256 x 4 RAM	93422
19-265	256 x 4 RAM	93L422
19-266	4 x 4 Register File	SN74LS170
19-267	Optically Coupled Isolator	TIL102
19-268	4096 Bit High Speed RAM	52147 (Amer, Micro)
20-001	Transistor NPN High Speed Switch	2N3646
20-002	Transistor PNP 500 MA	MPS6534
20-003	Transistor	DT5-423/ 2N3902
20-004	Transistor NPN	2N5189/ 64493
20-005	Transistor	2N3056

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
20-006	Transistor NPN 15 Amps 100W T03 Case	2N3055
20-007	Transistor NPN 3 Amps	TIP31A
20-008	Transistor PNP 3 Amps	TIP32A
20-009	Transistor Triac 2 Amps 100V	A03001
20-010	Transistor NPN 500 MA Code Driver	2N5845/ 2N5845/ 74659A
20-011	Transistor Phcto	2N5777
20-012	Transistor PNP High Current Switch	2N2907/ TS3413
20-013	Transistor NPN	2N3302
20-014	Transistor NPN	2N4238
20-015	Transistor PNP	2N4235
20-016	Transistor PNP	2N3740
20-017	Transistor NPN	2N3766
20-018	Transistor, Pwcr Silicon NPN	2N3054
20-019	Transistor	2N6038
20-020	Transistor Switching 1 Amp T05 can	2N3725
20-021	Transistor NPN Silicon	MPS3645
20-022	Transistor NPN	2N1711
20-023	Transistor PNP	2N905A/ J2N2905A
20-024	Transistor Switch	2N3776
20-025	PNP High Speed Switch	2N3467
20-026	Transistor Module, Quad	FSQ1079/ FPQ3724
20-027	Transistor	2N2369
20-029	Transistor	
20-030	Transistor	HPX002
20-031	Transistor	2N3568
20-032	Transistor NPN	SEE 2N6486 SPEC
20-033	Transistor	KE4393
20-034	Transistor	2N3904
20-035	Transistor	2N3906
20-036	Transistor	MP54356
20-037	Transistor	D45H2
20-038	Transistor	2N2520
20-039	Transistor	2N222A
20-043	MOS FET	
21-025F01	1K ohm-15 to Common DIP	898 1-1K ohm (Beckman)
21-025F02	470 ohm-15 to Common DIP	898-1-470 ohm (Beckman)
21-025F03	330 ohm-15 to Common DIP	898-1-330 ohm (Beckman)

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
23-001	Diode High Speed-High Current	1N4150
23-002	Diode 5.1 V Zener	1N4733A
23-003	Diode 10V Zener	1N4750A
23-004	Diode 6.1 V Zener	1N4735A
23-007	Diode Mot Bridge	MDA962-2
23-008	Diode Int. Rectifier	40HF-5R
23-009	Diode	1N4735
23-010	Diode Int. Rectifier	S1Y1P
23-011	Diode Rectifier	2N681
23-012	Diode Thermistor	1D2032
23-013	Diode 9.3V	1N2163
23-014	Diode	1N3880
23-015	Diode	1N3889
23-016	Diode Bridge Rectifier	YS448
23-017	Diode	1N2070
23-018	Diode 18 V Zener	1N4746
23-019	Diode	1N3615
23-020	Diode 8.2V Zener	1N756A
23-021	Diode 9.1 V Zener	1N757A
23-022	Diode 3.3V Zener	1N746A
23-023	Diode Bridge Rectifier	KDH250
23-024	Diode, Power Fast Rec. 30 Amps	1N3909
23-025	Diode, Power Fast Rec. 3 Amps	MR841/ A115A
23-026	Triac 600V 30 Amps	2N6162
23-027	Diac 32V	1N5761
23-028	Power SCR Thyristor	2N4441
23-029	Diode	1N4607
23-030	Diode	1N4156A
23-031	Diode 6.8 V Zener	1N4736A
23-032	Diode 9.1 V Zener	1N4739
23-033	16 Diode Array	45190 (Litton)
23-034R01	Switch Diode 600 MA	TSC1N4607
23-035	Diode 40A	MBA4030
23-036	Diode	MPD-400
23-037	Zener Diode 2.4V	1N4370
23-041F00	Low Voltage Zener Diode	LVA51A40114/ LVA51A22819
23-041F02	Low Voltage Zener Diode	LVA62A40098/ LVA62A22941/ LVA62A40212
23-042	Power Schottky	SD41
23-043F00	Zener Diode Avalanche 5.1V	
23-043F01	Zener Diode Avalanche 5.6V	
23-043F02	Zener Diode Avalanche 6.2V	
23-060	Bridge Rectifier, 600V, 50A	
30-013	4.7uH Inductor	
30-013F02	1.5uH Inductor	
30-013F03	2.2uH Inductor	

CROSS REFERENCE LIST (Continued)

PART NO.	TYPE	VENDOR/JEDEC NUMBER
30-018	100 nanoseconds Delay Line 10 taps	30-018 (Princeton Advanced Eng.)
30-019	50 nanoseconds Delay Line 10 taps	30-018 (Princeton Advanced Eng.)
33-032	Hexadecimal Switch	BERG or AMP

PROG= *NONE* ASSEMBLED BY CAL/32 03-338R00-00

```

0000 0001      1  LSU      EQU    1      LSU00000
0000 0000      2  TEST     EQU    0      LSU00010
                                3  *              LSU00020
000000:I      4              IFZ    LSU      LSU00030
                                5  PROG   PERKIN-ELMER 32-BIT LOAD-STORE UNIT (LSU) LOADER  LSU00040
                                6  ELSE              LSU00050
                                7  PROG   PERKIN-ELMER SERIES 3200 LSU LOADER, 03-235M91R00-00  LSU00060
                                8  ENDC              LSU00070
                                9  *              LSU00080
                               10     ERSQZ              LSU00090
                               11     NORX3              LSU00100
                               12     SQEZ              LSU00110
                               13     CROSS             LSU00120
                               14     FREEZE           LSU00130
                               15     TARGT 32         LSU00140
                               15+    TARGT 32
                               16  *
                               17  * THIS PROGRAM IS DESIGNED TO RUN ON THE PERKIN-ELMER SERIES  LSU00150
                               18  * 3200 ONLY. IT USES INSTRUCTIONS NOT AVAILABLE ON THE  LSU00160
                               19  * PERKIN-ELMER 7/32 OR 8/32.  LSU00180
                               20  *
                               21  * USING CONDITIONAL ASSEMBLY INSTRUCTIONS THIS SOURCE  LSU00200
                               22  * WILL PRODUCE EITHER OF THE FOLLOWING PROGRAMS:  LSU00210
                               23  *
                               24  *      SETTING              PROGRAM              LSU00220
                               25  *
                               26  *      LSU              LSU00230
                               27  *
                               28  *      1 .....STANDARD LSU LOADER - FOR CHIPS.  LSU00270
                               29  *      0 .....BOOTSTRAP LOADER (TAPE) - FOR TESTING.  LSU00280
                               30  *
                               31  * IF THE LSU OPTION IS SPECIFIED THIS PROGRAM PRODUCES THE FORMAT  LSU00300
                               32  * REQUIRED FOR LSU STORAGE AND OPEATION (SEE PROGRAMMING  LSU00310
                               33  * SPECIFICATION 02-267R02A22 SECTION 5)  LSU00320
                               34  *
                               35  * NOTE: IF 'TEST' IS SET TO A NON-ZERO VALUE, THE PROGRAM(S)  LSU00330
                               36  * GENERATED WILL RUN ON A 7/32 OR 8/32.  LSU00350
                               37  *
                               38  * THIS PROGRAM IS A LOADER THAT READS A CORE IMAGE OF OS/32  LSU00370
                               39  * FROM A 5, 67, OR 256 MEGABYTE DISC, FROM A FLOPPY DISC,  LSU00380
                               40  * OR FROM A MAGNETIC TAPE.  LSU00390
                               41  *
                               42  *      DEVICE CODFS      DEVICE              LSU00400
                               43  *
                               44  *      X'32'              5MB DISC - FIXED  LSU00430
                               45  *      X'33'              5MB DISC - REMOVABLE  LSU00440
                               46  *      X'35'              67MB DISC  LSU00450
                               47  *      X'36'              256MB DISC  LSU00460
                               48  *      X'37'              FLOPPY DISC  LSU00470
                               49  *      Y'40'              800 BPI MAG TAPE  LSU00480
                               50  *      X'41'              1600 BPI OR DUAL DENSITY MAG TAPE  LSU00490
                               51  *
                               52  * THE LOADER FUNCTIONS IN THE FOLLOWING MANNER:  LSU00510

```

53	*		LSU00520
54	*	1. OUTPUT A "MENU" OF STANDARD DEVICES FROM WHICH THE O.S.	LSU00530
55	*	MAY BE LOADED.	LSU00540
56	*		LSU00550
57	*	2. IN RESPONSE TO USER'S INPUT, READ LOADER INFORMATION BLOCK	LSU00560
58	*	OF REQUESTED O.S. TO DETERMINE THE O.S. SIZE.	LSU00570
59	*		LSU00580
50	*	3. TEST THE MEMORY IN WHICH THE O.S. IS TO RESIDE.	LSU00590
51	*		LSU00600
52	*	4. RELOCATE THE LOADER ABOVE THE MEMORY TO BE OCCUPIED	LSU00610
53	*	BY THE O.S.	LSU00620
54	*		LSU00630
55	*	5. TEST THE MEMORY JUST VACATED BY THE LOADER.	LSU00640
56	*		LSU00650
57	*	6. LOAD AND EXECUTE THE O.S.	LSU00660
58	*		LSU00670
59	*	THE MEMORY TEST FUNCTIONS IN THE FOLLOWING MANNER:	LSU00680
70	*		LSU00690
71	*	1. THE ADDRESS OF EACH LOCATION TO BE TESTED IS WRITTEN TO	LSU00700
72	*	THAT LOCATION. AFTER ALL ADDRESSES ARE WRITTEN, THEY ARE	LSU00710
73	*	READ BACK AND COMPARED TO THE ADDRESS POINTER.	LSU00720
74	*		LSU00730
75	*	2. TEST 1 IS RUN USING THE COMPLEMENT OF EACH ADDRESS AS	LSU00740
76	*	THE TEST DATA.	LSU00750
77	*		LSU00760
78	*	3. A SERIES OF BIT PATTERNS ARE THEN TESTED IN THE	LSU00770
79	*	FOLLOWING MANNER:	LSU00780
80	*		LSU00790
81	*	A. A PATTERN IS WRITTEN TO EACH LOCATION TO BE TESTED.	LSU00800
92	*	B. AFTER ALL LOCATIONS HAVE BEEN WRITTEN TO WITH ONE	LSU00810
93	*	PATTERN, THE DATA IS READ BACK AND COMPARED TO THE	LSU00820
84	*	PATTERN BEING TESTED.	LSU00830
85	*	C. A AND B ARE REPEATED UNTIL ALL PATTERNS HAVE BEEN USED.	LSU00840
86	*		LSU00850
87	*	IF A NON-COMPARE OCCURS DURING ANY OF THE TESTS, THE	LSU00860
88	*	ERROR MESSAGE "MEMTST ERR WNNNNN" IS OUTPUT, AND TESTING	LSU00870
89	*	IS TERMINATED. "WNNNNN" REPRESENTS THE ADDRESS AT WHICH	LSU00880
90	*	THE NON-COMPARE OCCURRED.	LSU00890
91	*		LSU00900
92	*	THE PATTERNS AND METHOD USED IN THIS TEST ASSURE THAT:	LSU00910
93	*		LSU00920
94	*	1. ALL LOCATIONS TESTED ARE INDEPENDENTLY ADDRESSABLE;	LSU00930
95	*		LSU00940
96	*	2. NO BITS WITHIN ANY FULLWORD ARE STUCK IN THE ON OR	LSU00950
97	*	OFF STATE;	LSU00960
98	*		LSU00970
99	*	3. NO BITS WITHIN ANY FULLWORD ARE SHORTED TOGETHER;	LSU00980
100	*		LSU00990
101	*	4. ACCESSING ANY FULLWORD WILL NOT CHANGE ANY OTHER FULLWORD	LSU01000
102	*	WITHIN THE TESTED RANGE.	LSU01010

GENERAL EQUATES

	104	*	ENTRY/EXTEN DECLARATIONS = NONE		LSU01030
	105	*			LSU01040
	106	*	COPY DIR		LSU01050
	107	*	COPY LIB		LSU01060
	108		NLSTM	Turn off macro expansions.	*rod* LSU01070
	109		SDIR	.	*rod* LSU01080
	110		\$LIB	.	*rod* LSU01090
	111		LIST		LSU01100
0000 1000	112	LSUADDE	EQU X*1000*	INITIAL BASE ADDRESS OF LOADER.	LSU01110
0000 0078	113	BINDV	EQU X*78*	BINARY DEVICE ADDRESS.	LSU01120
0000 0060	114	OS.START	EQU X*60*	O.S. START ADDRESS.	LSU01130
0000 000D	115	CR	EQU X*0D*	CARRIAGE RETURN.	LSU01140
0000 000A	116	LF	EQU X*0A*	LINE FEED.	LSU01150
0000 0008	117	BSY	EQU 8		LSU01160
	118	*			LSU01170
	119	*	REGISTER EQUATES		LSU01180
	120	*			LSU01190
0000 0000	121	R0	EQU 0		LSU01200
0000 0001	122	R1	EQU 1		LSU01210
0000 0002	123	R2	EQU 2		LSU01220
0000 0003	124	R3	EQU 3		LSU01230
0000 0004	125	R4	EQU 4		LSU01240
0000 0005	126	R5	EQU 5		LSU01250
0000 0006	127	R6	EQU 6		LSU01260
0000 0007	128	R7	EQU 7		LSU01270
0000 0008	129	R8	EQU 8		LSU01280
0000 0009	130	R9	EQU 9		LSU01290
0000 000A	131	R10	EQU 10		LSU01300
0000 000B	132	R11	EQU 11		LSU01310
0000 000C	133	R12	EQU 12		LSU01320
0000 000D	134	R13	EQU 13		LSU01330
0000 000E	135	R14	EQU 14		LSU01340
0000 000F	136	R15	EQU 15		LSU01350
	137	IFVZ	LSU		LSU01360

000000:1

LSU LOADER - PREAMBLE

000000:I	0000	139	DCX	0	START PSW	LSU01360
000002:I	1000	140	DC	Z(LSUADDR)	START ADDRESS	LSU01390
000004:I	1000	141	DC	Z(LSUADDR)	LOAD ADDRESS	LSU01400
000006:I	17EC	142	DC	Z(LSUADDR+LENGTH)	END ADDRESS	LSU01410
		143	ELSE			LSU01420
		144	TITLE	BOOTSTRAP LOADER - ABSOLUTE PREAMBLE (X'80' TO X'CF')		LSU01430
		145	** NOTE:	THE INSTRUCTIONS OR DATA RESIDING AT LOCATIONS X'84'		LSU01440
		146	*	AND X'86' SHOULD ALWAYS HAVE FULLWORD VALUES.		LSU01450
		147	*	THESE LOCATIONS SERVE AS THE POWER FAIL CURRENT PSW SAVE		LSU01460
		148	*	POINTER, AND THE POWER FAIL REGISTER SAVE POINTER.		LSU01470
		149	*			LSU01480
		150	PREAMBLE	BS	START	START.
		151	BKSPC	DC	X'9100'	BACKSPACE COMMAND.
		152		DC	X'3000'	POWER FAIL CURRENT PSW SAVE POINTER.
		153		DC	X'3008'	POWER FAIL REGISTER SAVE POINTER.
		154	*			LSU01530
		155	START	EQU	*	LSU01540
		156		LIS	R4,0	LSU01550
		157		FPSR	R1,R4	LSU01560
		158		LI	R2,S1END	GET BUFFER ADDRESS.
		159		LB	R1,BINDV	GET ADDRESS OF BINARY DEVICE.
		160		THI	R1,X'0004'	IS IT A PTRP OR TTYR?
		161		BZS	ST.READ	YES, THEN DON'T BACKSPACE.
		162	MTNCHK	EQU	*	LSU01610
		163		SSR	R1,R3	IS MAG TAPE STOPPED YET?
		164		THI	R3,X'0010'	:
		165		BZS	MTNCHK	NO, THEN WAIT UNTIL IT DOES.
		166		OC	R1,BKSPC	YES, THEN ISSUE THE BACKSPACE.
		167	MTNCHK1	EQU	*	LSU01660
		168		SSR	R1,R3	AND WAIT UNTIL BACKSPACE COMPLETE.
		169		THI	R3,X'0010'	:
		170		BZS	MTNCHK1	:
		171		SHI	R4,80	OFFSET FOR BACKSPACE.
		172	ST.READ	EQU	*	START THE READ.
		173		LHI	R4,LSUADDR-S1END(R4)	GET BUFFER END ADDRESS.
		174		OC	R1,BINDV+1	ISSUE THE READ COMMAND.
		175	READATA	EQU	*	LSU01740
		176		SSR	R1,R3	GET STATUS.
		177		B*BS	BSY,READATA	LOOP UNTIL NOT BUSY.
		178		RD	R1,C(R2,R4)	READ A BYTE.
		179		AIS	R4,1	ELSE, BUMP BUFFER POINTER,
		180		BNPS	READATA	AND READ UNTIL COUNTED OUT.
		181		B	LSUADDR	THEN, GO EXECUTE LOADER.
		182	*			LSU01810
		183		IFP	PREAMBLE-++80	LSU01820
		184		DO	PREAMBLE-++80	LSU01830
		185		DB	0	FILL BYTE.
		186		FNDC		LSU01850
		187	S1END	EQU	LSUADDR+LENGTH	LSU01860
		188		FNDC		LSU01870

LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000 0008:I	190	LODRSTRT EQU *		LSU01890
000008:I	C840 0010	191	LHI R4,X*10*	GET DEVICE # AND	LSU01900
00000C:I	DE40 87A3 =0007B3:I	192	OC R4,COM2	SET-UP PASLA.	LSU01910
000010:I	9B47	193	PDR R4,R7	ISSUE DUMMY READ.	LSU01920
000012:I	E610 8500 =000516:I	194	LA R1,MSG	GET ADDRESS OF MESSAGE HANDLER.	LSU01930
000016:I	2480	195	LIS R8,C	INITIALIZE STRING REGISTER.	LSU01940
000018:I	01F1	196	BALR R15,R1	OUTPUT THE IDENTIFIER.	LSU01950
00001A:I	06DC	197	DC Z(ID-LODRSTRT)	:	LSU01960
00001C:I	01F1	198	BALR R15,R1	OUTPUT THE MENU.	LSU01970
00001E:I	06F4	199	DC Z(MENU-LODRSTRT)	:	LSU01980
		200	*	GET THE REPLY.	LSU01990
	0000 0020:I	201	GETNAME EQU *		LSU02000
000020:I	41E0 852C =000550:I	202	BAL R14,GETC	LOOP UNTIL DELIMITER	LSU02010
*000024:I	2212 =000020:I	203	BNM GETNAME	:	LSU02020
000026:I	E690 86DA =000704:I	204	LA R9,DEVTABLE	NO, GET BASE ADDR OF DEVICE TABLE.	LSU02030
00002A:I	E6A0 8716 =000744:I	205	LA R10,DEVTBLND	GET END ADDRESS OF DEVICE TABLE.	LSU02040
	0000 002F:I	206	CK.NAME EQU *		LSU02050
00002E:I	5589 0000	207	CL R8,C(R9)	MATCH?	LSU02060
*000032:I	2336 =00003E:I	208	BE FOUND.NM	YES, THEN GO GET FILENAME.	LSU02070
000034:I	2698	209	AIS R9,8	NO, BUMP POINTER.	LSU02080
000036:I	059A	210	CLR R9,R10	AT END YET?	LSU02090
000038:I	2035 =00002E:I	211	BNES CK.NAME	NO, TRY NEXT NAME.	LSU02100
00003A:I	4300 FFCA =000008:I	212	R LODPSTRT	YES, INVALID NAME - START AGAIN.	LSU02110
		213	*		LSU02120
	0000 003E:I	214	FOUND.NM EQU *		LSU02130
00003E:I	08D9	215	LR R13,R9	HOLD ADDRESS OF SELECTION.	LSU02140
000040:I	E6AC 86C0 =000704:I	216	LA R10,DEVTABLE	CALCULATE OFFSET.	LSU02150
000044:I	0B9A	217	SR R9,R10	:	LSU02160
000046:I	2334 =00004E:I	218	BZS VECTOR	IF ZERO, NO FURTHER CALCULATION.	LSU02170
000048:I	2480	219	LIS R8,C	ELSE, CALCULATE INDEX	LSU02180
00004A:I	2478	220	LIS R7,8	INTO VECTOR TABLE.	LSU02190
00004C:I	1D87	221	DR R8,R7	(R9) = INDEX.	LSU02200
	0000 004F:I	222	VECTOR EQU *		LSU02210
00004E:I	4090 89EA =000A3C:I	223	STH R9,TRNTRY	SAVE AS INDEX INTO DEVICE TABLE.	LSU02220
000052:I	E6AC 86E6 =00073C:I	224	LA R10,OTHER	WAS "OTHR" SELECTED?	LSU02230
000056:I	05DA	225	CLR R13,R10	:	LSU02240
000058:I	4230 806A =0000C6:I	226	BNE SET.IO	NO, SET-UP TO READ O.S.	LSU02250
		227	*	YES, ASK FOR SPECIFICS.	LSU02260
00005C:I	2490	228	LIS R9,0	INITIALIZE INDEX INTO DEVICE TABLE.	LSU02270
00005E:I	24D0	229	LIS R13,0	INITIALIZE INDEX INTO ADDRESS TABLE.	LSU02280
	0000 0060:I	230	NXT.ITEM EQU *		LSU02290
000060:I	486D 8676 =0006DA:I	231	LR R6,ADDRTABL(R13)	GET MESSAGE ADDRESS.	LSU02300
000064:I	4060 8002 =00006A:I	232	STH R6,NAM.ITEM	:	LSU02310
000068:I	01F1	233	BALR R15,R1	ISSUE REQUEST.	LSU02320
00006A:I	0062	234	NAM.ITEM DC Z(NAM.ITEM-LODRSTRT)	:	LSU02330
00006C:I	2400	235	LIS R0,0	INITIALIZE FOR HEX CHARACTERS.	LSU02340
	0000 006F:I	236	GET.ITEM EQU *		LSU02350
00006E:I	2480	237	LIS R8,0	INITIALIZE STRING REGISTER.	LSU02360
000070:I	41E0 84DC =000550:I	238	BAL R14,GETC	GET A CHARACTER.	LSU02370
*000074:I	2116 =000080:I	239	BM CHK.ITEM	EXIT IF CARRIAGE RETURN DETECTED.	LSU02380
000076:I	41E0 852C =0005A6:I	240	BAL R14,X.CONV	ELSE, CONVERT TO HEX NIBBLE.	LSU02390
00007A:I	1104	241	SLLS R0,4	CONCATENATE WITH PREVIOUS RESULTS.	LSU02400
00007C:I	0608	242	OR R0,R8	:	LSU02410

LSU LOADER / SEGMENT 2 (RELOCATABLE)

*00007E:I	2208	=00006E:I	243	B	GET.ITEM	GET NEXT CHARACTER.	LSU02420
			244	*			LSU02430
	0000 0080:I		245	CHK.ITEM	EQU *		LSU02440
000080:I	C5D0 0008		246	CLHI	R13,8	WAS ITEM "DRV#"?	LSU02450
*000084:I	2132	=000088:I	247	BNE	STR.ITEM	NO, THEN STORE AS IS.	LSU02460
000086:I	1104		248	SLLS	R0,4	YES, THEN SHIFT BY 4.	LSU02470
	0000 0088:I		249	STR.ITEM	EQU *		LSU02480
000088:I	4009 8646 =0006D2:I		250	STM	R0,OTHR(R9)	STORE ITEM IN DEVICE TABLE.	LSU02490
00008C:I	26D2		251	AIS	R13,2	BUMP ADDRESS TABLE POINTER.	LSU02500
00008E:I	C5D0 0004		252	CLHI	R13,4	WAS LAST ITEM "CODE"?	LSU02510
000092:I	4230 8026 =0000BC:I		253	BNE	BMP.ITEM	NO, GO STORE ITEM NOW.	LSU02520
C00096:I	2460		254	LIS	R6,0	YES, CHECK VALIDITY OF DEV CODE.	LSU02530
	0000 0098:I		255	NXT.CODE	EQU *		LSU02540
*000098:I	C560 0038		256	CLI	R6,OTHR-DTABLE	AT END OF TABLE?	LSU02550
00009C:I	4380 FF68 =000008:I		257	BNI	LODRSTRT	YES, ERROR - RESTART.	LSU02560
0000AC:I	4506 85F8 =00069C:I		258	CLH	R0,DTABLE+2(R6)	VALID DEVICE CODE?	LSU02570
*0000A4:I	2333	=0000AA:I	259	BE	END.CODE	YES, THEN EXIT.	LSU02580
0000A6:I	2668		260	AIS	R6,8	NO, BUMP POINTER.	LSU02590
*0000A8:I	2208	=000098:I	261	B	NXT.CODE	CHECK NEXT CODE.	LSU02600
			262	*			LSU02610
	0000 00AA:I		263	END.CODE	EQU *		LSU02620
0000AA:I	C500 0037		264	CLHI	R0,X*37*	WAS CODE FOR "NORMAL" DISC?	LSU02630
*0000AE:I	2187	=0000BC:I	265	BL	BMP.ITEM	YES, NOW GET CONTROLLER.	LSU02640
0000B0:I	26D2		266	AIS	R13,2	NO, DON'T ASK FOR "CTLR".	LSU02650
0000B2:I	2692		267	AIS	R9,2	:	LSU02660
0000B4:I	C500 0037		268	CLHI	R0,X*37*	WAS CODE FOR FLOPPY?	LSU02670
*0000B8:I	2132	=0000BC:I	269	BNE	BMP.ITEM	NO, THEN ASK FOR "SLCH".	LSU02680
0000BA:I	26D2		270	AIS	R13,2	YES, ASK FOR "DRV#".	LSU02690
*0000BC:I			271	B	BMP.ITEM	:	LSU02700
			272	*			LSU02710
	0000 00BC:I		273	BMP.ITEM	EQU *		LSU02720
0000BC:I	2692		274	AIS	R9,2	BUMP INDEX.	LSU02730
0000BE:I	C590 0008		275	CLHI	R9,8	ARE WE DONE YET?	LSU02740
0000C2:I	4280 FF9A =000060:I		276	BL	NXT.ITEM	NO, GET THE NEXT ITEM.	LSU02750
*0000C6:I			277	B	SET.IO	YES, SET-UP TO READ O.S.	LSU02760

LSU LOADER / SEGMENT 2 (RELOCATABLE)

		279	* THE FOLLOWING CODE ACCESSES THE DISC DEFINITION TABLE	LSU02780
		280	* AND LOADS THE SELCH, CONTROLLER, AND DEVICE TYPE	LSU02790
		281	*	LSU02800
		282	SFT.IO EQU *	LSU02810
		283	LH R15,TBNTY	LSU02820
		284	SLS R15,3	LSU02830
		285	LA R15,DTABLE(R15)	LSU02840
0000C6:I	48FC 8972 =000A3C:I	286	LHL R2,6(R15)	LSU02850
0000CA:I	11F3	287	LHL R3,4(R15)	LSU02860
0000CC:I	E6FF 85CA =00069A:I	288	LHL R4,G(R15)	LSU02870
0000DC:I	732F 0006	289	LHL R5,2(R15)	LSU02880
0000D4:I	733F 0004	290	CLHI R5,X'38'	LSU02890
0000D8:I	734F 0000	291	BL CK.DISC	LSU02900
0000DC:I	735F 0002	292	MAGTAPE EQU *	LSU02910
0000E0:I	C550 0038	293	LCS R5,1	LSU02920
0000F4:I	4280 80EC =0001D4:I	294	LIS R14,C	LSU02930
	0000 00E8:I	295	STH R14,SWITCH	LSU02940
		296	LA R14,OS.SIZE	LSU02950
0000E8:I	2551	297	OC R4,MTCLEAR	LSU02960
0000EA:I	24E0	298	BTC 4,DU	LSU02970
0000FC:J	40E0 8954 =000A44:I	299	SSR R4,R15	LSU02980
C000F0:I	E6E0 81E0 =0002D4:I	300	BTC 1,DU	LSU02990
0000F4:I	DE40 86BD =0007B5:I	301	OC R4,MTREND	LSU03000
0000F8:I	4240 83C6 =0004C2:I	302	STM R0,RSAVE	LSU03010
0000FC:I	9D4F	303	BALR R15,R1	LSU03020
0000FE:I	4210 63C0 =0004C2:I	304	DC Z(FMKS-LODRSTRT)	LSU03030
000102:I	DE40 86B1 =0007B7:I	305	LIS R0,C	LSU03040
000106:I	D000 88F2 =0009FC:I	306	GFT.FMKS EQU *	LSU03050
00010A:I	01F1	307	BAL R14,GETC	LSU03060
00010C:I	0771	308	BM END.FMKS	LSU03070
00010E:I	2400	309	AIS R0,1	LSU03080
		310	CLHI R0,3	LSU03090
		311	BNE GET.FMKS	LSU03100
		312	END.FMKS EQU *	LSU03110
		313	BAL R14,ASC.HEX	LSU03120
		314	L R4,RSAVE+16	LSU03130
		315	SKIP.FM EQU *	LSU03140
		316	SIS R7,1	LSU03150
		317	BM FMKS.DON	LSU03160
		318	WAIT.FM EQU *	LSU03170
		319	SSR R4,R15	LSU03180
		320	NHI R15,X'10'	LSU03190
		321	BZ WAIT.FM	LSU03200
		322	OC R4,MTSKIP	LSU03210
		323	B SKIP.FM	LSU03220
		324	FMKS.DON EQU *	LSU03230
		325	LM R0,RSAVE	LSU03240
		326	LA R7,LIBBUFF	LSU03250
		327	LA R8,LIBBUFFE	LSU03260
		328	B MAG.READ	LSU03270

LSU LOADER / SEGMENT 2 (RELOCATABLE)

0001B4:I	2081	=0001B2:I	383	BTBS	RSY, WAIT.MAG	LOOP UNTIL NOT BUSY.	LSU03820
0001B6:I	DE20	85FE =0007B8:I	384	OC	R2, SHCLEAR	CLEAR THE SELCH.	LSU03830
0001BA:I	9P23		385	RDR	R2, R3	GET 1ST BYTE OF FINAL ADDRESS.	LSU03840
0001BC:I	9926		386	RHR	R2, R6	GET LAST 2 BYTES OF FINAL ADDRESS.	LSU03850
0001BE:I	3433		387	EXHR	R3, R3	COMBINE BOTH SECTIONS TO	LSU03860
0001C0:I	0A63		388	AR	R6, R3	GET FINAL ADDRESS.	LSU03870
0001C2:I	0568		389	CLR	R6, R8	FINAL ADDRESS = END ADDRESS?	LSU03880
0001C4:I	033F		390	BER	R14	YES, RETURN TO CALLER.	LSU03890
0001C6:I	9D4F		391	SSE	R4, R15	NO, GET STATUS OF TAPE.	LSU03900
0001C8:I	C3F0	0040	392	THI	R15, X*40*	NO, END-OF-FILE?	LSU03910
0001CC:I	4230	8190 =000360:I	393	BNZ	EXEC.OS	YES, EXECUTE THE O.S.	LSU03920
0001DC:I	4300	82F6 =0004CA:I	394	B	UNRE	ELSE, UNRECOVERABLE ERROR.	LSU03930

LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000 01D4:I	396	CK.DISC	EQU	*		LSU03950
0001D4:I	CR50 0034	397		SHI	R5,X*34*	CALCULATE INDEX TO SECTOR TABLE.	LSU03960
*0001D8:I	2113 =0001DE:I	398		BM	CK.DISC1	IF < 0 THEN 0.	LSU03970
0001DA:I	1151	399		SLLS	R5,1	ELSE MULTIPLY BY 2.	LSU03980
*0001DC:I	2302 =0001E0:I	400		B	VD.READ	GO READ VOLUME DESCRIPTOR.	LSU03990
		401	*				LSU04000
	0000 01DE:I	402	CK.DISC1	EQU	*		LSU04010
0001DE:I	2450	403		LIS	R5,0	SET INDEX TO 0 (2.5 OR 5).	LSU04020
*0001EG:I		404		B	VD.READ	GO READ VOLUME DESCRIPTOR.	LSU04030
		405	*				LSU04040
	0000 01E0:I	406	VD.READ	EQU	*	READ VOLUME DESCRIPTOR.	LSU04050
0001E0:I	E670 8610 =0007F4:I	407		LA	R7,VDBUF	GET BUFFER START ADDRESS.	LSU04060
0001E4:I	E680 870B =0008F3:I	408		LA	R8,VDBUFF	GET BUFFER END ADDRESS.	LSU04070
0001E8:I	24C0	409		LIS	R12,0	SET LOGICAL SECTOR NO TO 0	LSU04080
0001EA:I	41E0 8176 =000364:I	410		BAL	R14,READ	READ VOLUME DESCRIPTOR.	LSU04090
0001EE:I	D000 880A =0009FC:I	411		STM	R0,RSAVE	SAVE ALL REGISTERS.	LSU04100
0001F2:I	5860 85FE =0007F4:I	412		L	R6,VD.VOL	GET VOLUME NAME,	LSU04110
0001F6:I	5560 8556 =000750:I	413		STA	R6,VOLFIL+4	AND STORE IN MESSAGE.	LSU04120
0001FA:I	01F1	414		BALR	R15,R1	OUTPUT "VOL=XXXX,FILE=".	LSU04130
0001FC:I	0744	415		DC	Z(VOLFIL-LODESTRT)	:	LSU04140
0001FE:I	F8E0 2020 2020	416		LI	R14,C*	SET FILE NAME TO BLANKS.	LSU04150
000204:I	08FE	417		LR	R15,R14	:	LSU04160
000206:I	D0E0 884A =000A54:I	418		STM	R14,FILENAME	:	LSU04170
00020A:I	50E0 884E =000A5C:I	419		ST	R14,EXT	SET EXTENSION TO BLANKS.	LSU04180
00020E:I	2480	420		LIS	R8,0	SET ACCOUNT # TO ZERO.	LSU04190
000210:I	D280 884B =000A5F:I	421		STB	R8,EXT+3	:	LSU04200
000214:I	E650 883C =000A54:I	422		LA	R5,FILENAME	GET DESTINATION ADDR FOR FILENAME.	LSU04210
	0000 0218:I	423	GET.FLNM	EQU	*		LSU04220
000218:I	41E0 8334 =000550:I	424		BAL	R14,GETC	GET A CHARACTER.	LSU04230
00021C:I	4210 804A =00026A:I	425		BM	GET.FILE	EXIT IF CARRIAGE RETURN DETECTED.	LSU04240
000220:I	C570 002E	426		CLHI	R7,C'.'	IS IT A PERIOD?	LSU04250
*000224:I	2339 =000236:I	427		BE	GET.EXT	YES, GET EXTENSION.	LSU04260
000226:I	C570 002F	428		CLHI	R7,C'/'	NO, IS IT A SLASH?	LSU04270
00022A:I	4330 8022 =000250:I	429		BE	GET.ACT	YES, GET ACCOUNT NUMBER.	LSU04280
00022E:I	D275 0000	430		STB	R7,0(R5)	NO, SAVE BYTE OF FILENAME.	LSU04290
000232:I	2651	431		AIS	R5,1	BUMP FILE NAME POINTER.	LSU04300
*000234:I	220E =000218:I	432		B	GET.FLNM	AND GET NEXT CHARACTER.	LSU04310
		433	*				LSU04320
	0000 0236:I	434	GET.EXT	EQU	*		LSU04330
000236:I	E650 8822 =000A5C:I	435		LA	R5,EXT	GET DESTINATION ADDR FOR EXTENSION.	LSU04340
	0000 023A:I	436	GET.EXT1	EQU	*		LSU04350
00023A:I	41E0 8312 =000550:I	437		BAL	R14,GETC	GET A CHARACTER.	LSU04360
00023E:I	4210 8028 =00026A:I	438		BM	GET.FILE	EXIT IF CARRIAGE RETURN DETECTED.	LSU04370
000242:I	C570 002F	439		CLHI	R7,C'/'	IS IT A SLASH?	LSU04380
*000246:I	2335 =000250:I	440		BE	GET.ACT	YES, THEN GET ACCOUNT.	LSU04390
000248:I	D275 0000	441		STB	R7,0(R5)	NO, STORE BYTE OF EXTENSION.	LSU04400
00024C:I	2651	442		AIS	R5,1	BUMP EXTENSION POINTER,	LSU04410
*00024E:I	220A =00023A:I	443		B	GET.EXT1	AND GET NEXT CHARACTER.	LSU04420
		444	*				LSU04430
	0000 0250:I	445	GET.ACT	EQU	*		LSU04440
000250:I	2480	446		LIS	R8,0	INITIALIZE CHARACTER STRING.	LSU04450
000252:I	2400	447		LIS	R0,0	INITIALIZE COUNT.	LSU04460
	0000 0254:I	448	GET.ACT1	EQU	*		LSU04470

LSU LOADER / SEGMENT 2 (RELOCATABLE)

000254:I	41E0 82F8	=000550:I	449	BAL	R14,GETC	GET ACCOUNT NUMBER.	LSU04480
*000258:I	2115	=000262:I	450	RM	ACT.END	EXIT IF CARRIAGE RETURN DETECTED.	LSU04490
00025A:I	2601		451	AIS	R0,1	BUMP COUNT.	LSU04500
00025C:I	C500	0003	452	CLHI	R0,3	3 CHARACTERS YET?	LSU04510
*000260:I	2036	=000254:I	453	BNF	GET.ACT1	NO, GET NEXT ONE.	LSU04520
	0000	0262:I	454	ACT.END	EQU	*	LSU04530
000262:I	41E0 8354	=0005BA:I	455	BAL	R14,ASC.HEX	CONVERT ACCT # TO HEX.	LSU04540
000266:I	D270	87F5 =000A5F:I	456	STB	R7,EXT+3	STORE THE ACCOUNT NUMBER.	LSU04550
*00026A:I			457	P	GET.FILE	GO SEE IF WE CAN FIND THE O.S.	LSU04560
			458	*			LSU04570
	0000	026A:I	459	GET.FILE	EQU	SEARCH DIRECTORY FOR PROPER O.S.	LSU04580
00026A:I	D100 878E	=0009FC:I	460	LM	R0,RSAVE	RESTORE ALL REGISTERS.	LSU04590
00026E:I	58C0	858A =0007FC:I	461	LDA	R12,VD.FDP	IS THERE A DIRECTORY?	LSU04600
000272:I	4330	8046 =0002BC:I	462	BZ	NO.OS	NO, THEN ERROR.	LSU04610
	0000	0276:I	463	READ.DIR	EQU	*	LSU04620
000276:I	E670	857A =0007F4:I	464	LA	R7,VDBUF	GET START ADDR (R8) = END ADDR.	LSU04630
00027A:I	41E0	80E6 =000364:I	465	BAL	R14,READ	READ A DIRECTORY SECTOR.	LSU04640
00027E:I	E660	8576 =0007F8:I	466	LA	R6,VDBUF+4	GET POINTER TO 1ST DIRECTORY ENTRY.	LSU04650
000282:I	2405		467	LIS	R0,5	INITIALIZE LOOP COUNTER.	LSU04660
	0000	0284:I	468	CK.ENTRY	EQU	*	LSU04670
000284:I	D376	0024	469	LB	R7,DIR.ATRB(R6)	GET ATTRIBUTE INFORMATION.	LSU04680
000288:I	C370	0010	470	THI	R7,DIRA.ACM	IS THIS ENTRY ACTIVE.	LSU04690
*00028C:I	233F	=0002AA:I	471	BZ	NEXT.DIR	NO, CHECK NEXT ONE.	LSU04700
00028E:I	C370	00E0	472	THI	R7,X'E0'	YES, IS IT A CONTIGUOUS FILE?	LSU04710
*000292:I	213C	=0002AA:I	473	BNZ	NEXT.DIR	NO, CHECK NEXT ENTRY.	LSU04720
000294:I	D1D0	87BC =00CA54:I	474	LM	R13,FILENAME	YES, GET FILENAME.EXIT/ACT.	LSU04730
000298:I	55D6	0000	475	CL	R13,DIR.FNM(R6)	IS IT POSSIBLY THIS FILE?	LSU04740
*00029C:I	2137	=0002AA:I	476	BNE	NEXT.DIR	NO, CHECK NEXT ENTRY.	LSU04750
00029E:I	55E6	0004	477	CL	R14,DIR.FNM+4(R6)	YES, DOES THE 2ND HALF MATCH?	LSU04760
0002A2:I	2134	=0002AA:I	478	BNES	NEXT.DIR	NO, CHECK NEXT ENTRY?	LSU04770
0002A4:I	55F6	0008	479	CL	R15,DIR.EXT(R6)	YES, PROPER EXTENSION/ACCT?	LSU04780
*0002A8:I	233C	=0002C0:I	480	BE	OS.FOUND	YES, THEN WE'VE FOUND THE O.S.	LSU04790
	0000	02AA:I	481	NEXT.DIR	EQU	*	LSU04800
0002AA:I	CA60	0030	482	AHI	R6,48	NO, BUMP DIRECTORY POINTER.	LSU04810
0002AE:I	2701		483	SIS	R0,1	DECREMENT THE ENTRY COUNTER.	LSU04820
0002B0:I	4230	FFD0 =000284:I	484	BNZ	CK.ENTRY	IF NOT DONE, CHECK NEXT ENTRY.	LSU04830
0002B4:I	58C0	853C =0007F4:I	485	LDA	R12,VDBUF	WAS THIS THE LAST DIRECTORY ENTRY?	LSU04840
0002B8:I	4230	FFBA =000276:I	486	BNZ	READ.DIR	NO, GET THE NEXT ONE.	LSU04850
	0000	02BC:I	487	NO.OS	EQU	*	LSU04860
0002BC:I	4300	81FA =0004BA:I	488	P	FILNTFND	INDICATE O.S. NOT FOUND.	LSU04870
			489	*			LSU04880
	0000	02C0:I	490	OS.FOUND	EQU	*	LSU04890
0002C0:I	58C6	000C	491	LDA	R12,DIR.FLBA(R6)	O.S. FOUND - DETERMINE IT'S SIZE.	LSU04900
			492	*		PICK UP FILE 1ST LBA	LSU04910
			493	* READ IN FIRST LIB RECORD TO DETERMINE NUMBER TO SKIP			LSU04920
			494	*			LSU04930
0002C4:I	5060	862C =0008F4:I	495	ST	R6,DIRSAVE	SAVE DIRECTORY POINTER	LSU04940
0002C8:I	E670	862C =0008F8:I	496	LA	R7,LIBBUFF	POINT TO START OF BUFFER	LSU04950
0002CC:I	E680	8727 =0009F7:I	497	LA	R8,LIBBUFF	POINT TO END OF BUFFER	LSU04960
0002D0:I	41E0	8090 =000364:I	498	BAL	R14,READ	GET LIB RECORD	LSU04970
	0000	02D4:I	499	OS.SIZE	EQU	*	LSU04980
0002D4:I	D3F0	8621 =0008F9:I	500	LB	R15,LIBBUFF+LIB.NLIB	GET # OF L.I.B.'S	LSU04990
0002D8:I	C855		501	LR	R5,R5	MAC TAPE O.S.?	LSU05000

LSU LOADER / SEGMENT 2 (RELOCATABLE)

*0002DA:I	2317	=0002E8:I	502	BNN	DISC.OS	NO, THEN MUST BE DISC.	LSU05010
0002DC:I	5860	8624 =000904:I	503	L	R8,LIBBUFF+LIB.SEGS	GET SEGMENT SIZE.	LSU05020
0002ED:I	2401		504	LIS	R0,1	SET SWITCH TO BYPASS LIB'S	LSU05030
0002EE:I	4000	875E =000A44:I	505	STH	R0,SWITCH	IF MORE THAN ONE.	LSU05040
*0002E6:I	2309	=0002F8:I	506	B	CALC.SIZ	GO COMPUTE OS SIZE.	LSU05050
			507	*			LSU05060
	0000	02E8:I	508	DISC.OS	EQU *		LSU05070
0002E8:I	5860	8608 =0008F4:I	509	L	R6,DIRSAVE	RESTORE DIRECTORY POINTER	LSU05080
0002EC:I	5806	000C	510	L	R12,DIR.FLBA(R6)	GET 1ST SECTOR # IN FILE.	LSU05090
0002FC:I	5886	0010	511	L	R8,DIR.LLBA(R6)	GET LAST SECTOR # IN FILE.	LSU05100
0002F4:I	0B8C		512	SR	R8,R12	GET SIZE OF O.S. IN SECTORS.	LSU05110
0002F6:I	0ACF		513	AR	R12,R15	ADJUST FOR L.I.B RECORDS.	LSU05120
	0000	02F8:I	514	CALC.SIZ	EQU *		LSU05130
0002F8:I	27F1		515	SIS	R15,1	ALLOW FOR L.I.B. ALREADY READ.	LSU05140
0002FA:I	40F0	874E =000A4C:I	516	STH	R15,NUM.LIBS	SAVE REMAINING # OF L.I.B.'S.	LSU05150
0002FE:I	0B8F		517	SR	R8,R15	ADJUST SIZE FOR L.I.B. RECORDS.	LSU05160
000300:I	1188		518	SLLS	R8,8	SECTORS*256 = BYTES.	LSU05170
000302:I	2781		519	SIS	R8,1	CALCULATE END ADDR FOR MAG READ.	LSU05180
000304:I	5080	8740 =000A48:I	520	ST	R8,OS.END	SAVE BYTE LENGTH OF O.S.	LSU05190
000308:I	2681		521	AIS	R8,1	READJUST FOR MEMORY TEST.	LSU05200
			522	*			LSU05210
			523	*	TEST FROM TOP OF LOADER TO TOP OF OS		LSU05220
			524	*			LSU05230
00030A:I	D000	86EE =0009FC:I	525	STM	R0,RSAVE	SAVE REGISTERS	LSU05240
*00030E:I	CA8C	0A58	526	AI	R8,LODREND-LODRSTRT	ALLOW FOR LOADER RELOCATION	LSU05250
000312:I	0828		527	LR	R2,R8	GET END ADDRESS.	LSU05260
000314:I	E6D0	8748 =000A60:I	528	LA	R13,LODREND	GET START ADDRESS.	LSU05270
000318:I	50D0	8734 =000A50:I	529	ST	R13,ENDLODR	SAVE FOR USE AFTER RELOCATION.	LSU05280
00031C:I	41EC	82DA =0005FA:I	530	BAL	R14,MEM.TEST	TEST MEMORY	LSU05290
			531	*			LSU05300
			532	*	RELOCATE LOADER ABOVE O.S.		LSU05310
			533	*			LSU05320
*000320:I	CB80	0A58	534	SI	R8,LODREND-LODRSTRT	CORRECT UPPER LIMIT	LSU05330
000324:I	E620	FCE0 =000008:I	535	LA	R2,LODRSTRT	LOAD START ADDRESS	LSU05340
*000328:I	C830	0A58	536	LI	R3,LODREND-LODRSTRT	GET LENGTH OF MOVE.	LSU05350
	0000	032C:I	537	MOVE.LDR	EQU *		LSU05360
00032C:I	5802	4300 0000	538	L	R0,0(R2,R3)	LOAD DATA	LSU05370
000332:I	5008	4300 0000	539	ST	R0,0(R8,R3)	STORE DATA	LSU05380
000338:I	2734		540	SIS	R3,4	DECREMENT LENGTH.	LSU05390
*00033A:I	2217	=00032C:I	541	BNN	MOVE.LDR	AND CONTINUE UNITL COUNTED OUT.	LSU05400
00033C:I	D100	86BC =0009FC:I	542	LM	R0,RSAVE	RESTORE REGISTERS.	LSU05410
*000340:I	CA80	033E	543	AAI	R8,GET.OS-LODRSTRT	GET ADDRESS OF RELOCATED LOADER.	LSU05420
000344:I	0308		544	BR	R8	GO TO RELOCATED LOADER.	LSU05430

LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000 0346:I	546	GET.OS	EQU	*		LSU05450
000346:I	D000 86B2 =0009FC:I	547		STM	R0,RSAVE	SAVE ALL REGISTERS.	LSU05460
00034A:I		548		IFZ	TEST		LSU05470
00034A:I	24D0	549		LIS	R13,0	GET START ADDRESS.	LSU05480
		550		ELSE			LSU05490
		551		LA	R13,X'A00'	GET START ADDRESS.	LSU05500
		552		ENDC			LSU05510
00034C:I	5820 8700 =000A50:I	553		L	R2,ENDLODR	GET END ADDRESS.	LSU05520
000350:I	41E0 82A6 =0005FA:I	554		BAL	R14,MEM.TEST	TEST MEMORY THAT HELD LOADER.	LSU05530
000350:I		555		IFNZ	TEST		LSU05540
		556		LIS	R13,0	GET START ADDRESS.	LSU05550
		557		LA	R2,X'2FC'	GET END ADDRESS.	LSU05560
		558		BAL	R14,MEM.TEST	TEST LOW MEMORY.	LSU05570
		559		ENDC			LSU05580
000354:I	D100 86A4 =0009FC:I	560		LM	R0,RSAVE	RESTORE ALL REGISTERS.	LSU05590
000358:I	2781	561		SIS	R8,1	GET END ADDRESS OF O.S.	LSU05600
00035A:I	2470	562		LIS	R7,0	GET START ADDRESS OF O.S.	LSU05610
00035C:I	41E0 8004 =000364:I	563		BAL	R14,READ	GO READ THE O.S.	LSU05620
	0000 0360:I	564	EXEC.OS	EQU	*		LSU05630
000360:I	4300 0060	565		B	OS.START	EXECUTE THE O.S.	LSU05640

LSU LOADER / SEGMENT 2 (RELOCATABLE)

000364:I	0000 0364:I	557	RFD	EQU	*		LSU05660
000366:I	0855	558		LR	R5,R5	MAG TAPE O.S.?	LSU05670
00036A:I	4210 FDDA =000144:I	559		BM	MAG.READ	YES, THEN READ FROM MAG TAPE.	LSU05680
00036E:I	C550 0006	570		CLHI	R5,Y*37'-X*34**2	NO, IS IT A FLOPPY DISC?	LSU05690
000372:I	4330 8118 =00048A:I	571		BF	FLP.READ	YES, GO TO FLOPPY READ ROUTINE.	LSU05700
000374:I	08AC	572		LR	R10,R12	NO, SET-UP CYLINDER:TRACK:SECTOR.	LSU05710
000378:I	4DA5 8448 =0007C0:I	573		DH	R10,SECCYL(R5)		LSU05720
00037A:I	089B	574		LR	R9,R11	(R9) = CYLINDER.	LSU05730
00037E:I	4DA5 8448 =0007C6:I	575		DH	R10,SECTRK(R5)	(R10) = SECTOR.	LSU05740
000380:I	0855	576	*			(R11) = TRACK.	LSU05750
000384:I	4220 8038 =0003BC:I	577		LR	R5,R5	IS IT 67 MB OR LARGER?	LSU05760
		578		BP	RDSK2		LSU05770
		579	*				LSU05780
		580	*				LSU05790
		581	*				LSU05800
000384:I	DE3C 8430 =0007B8:I	582		OC	R3,CTRESET	RESET CONTROLLER	LSU05810
000388:I	4240 8136 =0004C2:I	583		BTC	4,DU	IF FALSE SYNC - NO CONTROLLER.	LSU05820
00038C:I	0000 038C:I	584	WAIT10	EQU	*		LSU05830
00038E:I	9D3F	585		SSR	R3,R15	GET CONTROLLER STATUS	LSU05840
000390:I	2221 =00038C:I	586		BFBS	2,WAIT10	AND WAIT FOR IDLE.	LSU05850
000392:I	0000 0390:I	587	WAIT15	EQU	*		LSU05860
000394:I	9D4F	588		SSR	R4,R15	GET STATUS OF DEVICE.	LSU05870
000396:I	4210 812C =0004C2:I	589		BTC	1,DU	IF UNAVAILABLE, THEN ERROR.	LSU05880
*00039A:I	C3F0 0010	590		THI	R15,X*10'		LSU05890
00039C:I	2035 =000390:I	591		BNZ	WAIT15		LSU05900
00039E:I	11B5	592		SLLS	R11,5		LSU05910
	06AB	593		OR	R10,R11		LSU05920
	0000 03A0:I	594	RDKLOOP1	EQU	*		LSU05930
0003A4:I	9849	595		WHR	R4,R9	SEND CYLINDER # TO DISC.	LSU05940
0003A6:I	4240 811C =0004C2:I	596		BTC	4,DU	IF FALSE SYNC - NO DEVICE.	LSU05950
	DE40 8411 =0007BB:I	597		OC	R4,D1SEEK	ELSE, ISSUE A SEEK.	LSU05960
	0000 03AA:I	598	WAIT11	EQU	*		LSU05970
0003AA:I	9D3F	599		SSR	R3,R15	GET CONTROLLER STATUS	LSU05980
0003AC:I	2221 =0003AA:I	600		BFBS	2,WAIT11	AND WAIT FOR IDLE.	LSU05990
	0000 03AE:I	601	WAIT12	EQU	*		LSU06000
0003AE:I	9D4F	602		SSR	R4,R15	GET DEVICE STATUS.	LSU06010
0003B0:I	4270 8116 =0004CA:I	603		BTC	7,UNRE	IF "SEEK INCOMPLETE" - ERROR.	LSU06020
0003B4:I	2C83 =0003AE:I	604		BTBS	BSY,WAIT12	ELSE, WAIT FOR DISC READY.	LSU06030
0003B6:I	4160 805E =000418:I	605		BAL	R6,DKCOMMON	GO TO DISC READ ROUTINE.	LSU06040
*0003BA:I	220D =0003A0:I	606		B	RDKLOOP1	READ NEXT CYLINDER.	LSU06050
		607	*				LSU06060
	0000 03BC:I	608	RDSK2	EQU	*	SET-UP READ FOR 67MB OR 256MB DISC.	LSU06070
0003BC:I	9D4F	609		SSR	R4,R15	GET STATUS OF DEVICE.	LSU06080
0003BE:I	C3F0 0019	610		THI	R15,X*19'	SAFE? READY? ON-LINE?	LSU06090
0003C0:I	4230 8104 =0004CA:I	611		BNZ	UNRE	NO, ERROR.	LSU06100
0003C4:I	C5F0 0004	612		CLHI	R15,X*04'	IS DEVICE AVAILABLE?	LSU06110
0003C8:I	433C 80F4 =0004C2:I	613		BE	DU	NO, ERROR.	LSU06120
	0000 03CE:I	614	RDKLOOP2	EQU	*		LSU06130
0003CE:I	DE40 83EA =0007BC:I	615		OC	R4,D2RATTN	RESET ATTENTION FLIP FLOP	LSU06140
	0000 03D2:I	616	WAIT21	EQU	*		LSU06150
0003D2:I	9D3F	617		SSR	R3,R15	GET CONTROLLER STATUS.	LSU06160
0003D4:I	C5F0 0004	618		CLHI	R15,X*04'	FALSE SYNC?	LSU06170
0003D8:I	433C 80E6 =0004C2:I	619		BE	DU	YES, THEN ERROR.	LSU06180

LSU LOADER / SEGMENT 2 (RELOCATABLE)

0003DC:I	2225	=0003D2:I	620	BFBS	2,WAIT21	NO, WAIT FOR CONTROLLER IDLE.	LSU06190
0003DE:I	9849		621	WHR	R4,R9	SEND CYLINDER # TO DEVICE.	LSU06200
0003E0:I	DE40	83DA =0007BE:I	622	OC	R4,D2SETCYL	SET CYLINDER.	LSU06210
	0000	03E4:I	623	WAIT22	EQU *		LSU06220
0003E4:I	9D3F		624	SSR	R3,R15	GET CONTROLLER STATUS	LSU06230
0003E6:I	2221	=0003E4:I	625	BFBS	2,WAIT22	AND WAIT FOR IDLE.	LSU06240
0003E8:I	DE40	83D1 =0007BD:I	626	OC	R4,D2RHEAD	CLEAR HEAD REGISTER.	LSU06250
	0000	03EC:I	627	WAIT23	EQU *		LSU06260
0003EC:I	9D3F		628	SSR	R3,R15	GET CONTROLLER STATUS	LSU06270
0003EE:I	2221	=0003EC:I	629	BFBS	2,WAIT23	AND WAIT FOR IDLE.	LSU06280
0003F0:I	984B		630	WHR	R4,R11	SEND HEAD # TO DEVICE.	LSU06290
0003F2:I	DE40	83C9 =0007BF:I	631	OC	R4,D2SETHED	SET HEAD.	LSU06300
	0000	03F6:I	632	WAIT24	EQU *		LSU06310
0003F6:I	9D3F		633	SSR	R3,R15	GET CONTROLLER STATUS	LSU06320
0003F8:I	2221	=0003F6:I	634	BFBS	2,WAIT24	AND WAIT FOR IDLE.	LSU06330
0003FA:I	DE40	83BD =0007BB:I	635	OC	R4,D2SEEK	ISSUE A SEEK.	LSU06340
	0000	03FE:I	636	WAIT25	EQU *		LSU06350
0003FE:I	9D3F		637	SSR	R3,R15	GET CONTROLLER STATUS	LSU06360
000400:I	2221	=0003FE:I	638	BFBS	2,WAIT25	AND WAIT FOR IDLE.	LSU06370
	0000	0402:I	639	WAIT26	EQU *		LSU06380
000402:I	9D4F		640	SSR	R4,R15	GET DEVICE STATUS	LSU06390
000404:I	2081	=000402:I	641	BTBS	BSY,WAIT26	AND WAIT FOR NOT BUSY.	LSU06400
000406:I	C3F0	0053	642	THI	R15,X'53'	UNSAFE? SEEK INC? NOT READY?	LSU06410
00040A:I	4230	80BC =0004CA:I	643	RNZ	UNBE	IF ANY, THEN ERROR.	LSU06420
00040E:I	06DB		644	LR	R13,R11	ELSE, GET TRACK #,	LSU06430
000410:I	11DA		645	SLLS	R13,10	AND COMBINE WITH CYLINDER.	LSU06440
000412:I	06D9		646	OR	R13,R9	:	LSU06450
000414:I	E660	FFB6 =0003CE:I	647	LA	R6,RDKLOOP2	GET RETURN ADDRESS,	LSU06460
*000418:I			648	B	DKCOMMON	AND READ FROM THE DISC.	LSU06470
			649	*			LSU06480
	0000	0418:I	650	DKCOMMON	EQU *	COMMON DISC READ ROUTINE.	LSU06490
000416:I	4100	8050 =00046C:I	651	BAL	R0,ADSELCH	ADDRESS THE SELCH.	LSU06500
00041C:I	0855		652	LR	R5,R5	IS DISC 67MB OR LARGER?	LSU06510
00041F:I	2124	=000426:I	653	BPS	COMM1	YES.	LSU06520
000420:I	9849		654	WHR	R4,R9	NO, SEND THE CYLINDER #.	LSU06530
000422:I	9A3A		655	WDR	R3,R10	: SEND THE SECTOR #.	LSU06540
*000424:I	2303	=00042A:I	656	B	COMM2		LSU06550
			657	*			LSU06560
	0000	0426:I	658	COMM1	EQU *		LSU06570
000426:I	9A3A		659	WDR	R3,R10		LSU06580
000428:I	983D		660	WHR	R3,R13		LSU06590
	0000	042A:I	661	COMM2	EQU *		LSU06600
00042A:I	DE30	838C =0007BA:I	662	OC	R3,CTREAD	READ -> CTRL	LSU06610
00042E:I	DE20	8387 =0007B9:I	663	OC	R2,SHGORD	GO & READ -> SELCH	LSU06620
000432:I	9D3F		664	SSR	R3,R15	IF NOT FALSE SYNC ON CONTROLLER,	LSU06630
000434:I	C5F0	0004	665	CLHI	R15,X'04'	THEN CONFIG ERROR.	LSU06640
000438:I	4230	8096 =0004D2:I	666	RNE	CNFG	:	LSU06650
	0000	043C:I	667	WAIT31	EQU *		LSU06660
00043C:I	9D2F		668	SSR	R2,R15	WAIT FOR SELCH NOT BUSY.	LSU06670
00043E:I	2081	=00043C:I	669	BTBS	BSY,WAIT31	:	LSU06680
000440:I	DE20	8374 =0007B8:I	670	OC	R2,SHCLEAR	CLEAR THE SELCH.	LSU06690
000444:I	9B20		671	RDR	R2,R0	READ 1ST BYTE OF END ADR (0:23<-0)	LSU06700
000446:I	992D		672	RHR	R2,R13	READ THE REST OF END ADR (0:16<-0)	LSU06710

LSU LOADER / SEGMENT 2 (RELOCATABLE)

000448:I	3400	673	EXHR	R0,R0	SHIFT 1ST BYTE LEFT BY 1 HALFWORD.	LSU06720
00044A:I	060D	674	OR	R0,R13	GET FULL ENDING ADDRESS.	LSU06730
	0000 044C:I	675	WAIT32	EQU	*	LSU06740
00044C:I	9D3F	676	SSR	R3,R15	GET CONTROLLER STATUS	LSU06750
00044E:I	2221	677	BFBS	2, WAIT32	AND WAIT FOR IDLE.	LSU06760
00045C:I	4210 8076 =00044C:I	678	BTC	1, UNRE	IF DATA TRANSFER ERROR - ERROR.	LSU06770
000454:I	C3F0 0010	679	THI	R15, X'10'	CYLINDER OVERFLOW?	LSU06780
000458:I	C33E	680	BZR	R14	NO, RETURN	LSU06790
00045A:I	0B07	681	SR	R0,R7	YES, GET LENGTH OF DATA BLOCK READ.	LSU06800
00045C:I	2604	682	AIS	R0,4	:	LSU06810
00045E:I	C400 FFO0	683	NHI	R0, X'FF00'	ADJUST TO 256-BYTE BOUNDARY.	LSU06820
000462:I	0A70	684	AR	R7,R0	GET NEW START ADDRESS.	LSU06830
000464:I	2691	685	AIS	R9,1	INCREMENT CYLINDER NUMBER.	LSU06840
000466:I	24A0	686	LIS	R10,0	INITIALIZE SECTOR.	LSU06850
000468:I	24B0	687	LIS	R11,0	INITIALIZE TRACK.	LSU06860
00046A:I	0306	688	BR	R6	SET-UP TO READ AGAIN.	LSU06870

LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000 046C:I	690	ADSELCH	EQU	*	ADDRESS SELCH SUBROUTINE.	LSU06890
00046C:I	DE20 8348 =0007B8:I	691		OC	R2,SHCLEAR	CLEAR THE SELCH.	LSU06900
000470:I	4240 804E =0004C2:I	692		BTC	4,DU	IF FALSE SYNC, SELCH NOT THERE.	LSU06910
	0000 0474:I	693	SIC.WAIT	EQU	*		LSU06920
000474:I	9D2F	694		SSR	R2,R15	GET SELCH STATUS AND	LSU06930
000476:I	2C81 =000474:I	695		BTBS	BSY,SIC.WAIT	LOOP UNTIL NOT BUSY.	LSU06940
000478:I	3477	696		EXHR	R7,R7	SEND START ADDRESS TO SELCH.	LSU06950
00047A:I	9A27	697		WDR	R2,R7	:	LSU06960
00047C:I	3477	698		EXHR	R7,R7	:	LSU06970
00047E:I	9827	699		WHR	R2,R7	:	LSU06980
000480:I	3488	700		EXHR	R8,R8	SEND END ADDRESS TO SELCH.	LSU06990
000482:I	9A28	701		WDR	R2,R8	:	LSU07000
000484:I	3488	702		EXHR	R8,R8	:	LSU07010
000486:I	9828	703		WHR	R2,R8	:	LSU07020
000488:I	0300	704		BR	R0	RETURN TO CALLER.	LSU07030

LSU LOADER / SEGMENT 2 (RELOCATABLE)

00046A:I	0000 048A:I	706	FLP.READ	EQU	*	FLOPPY READ ROUTINE.	LS007050
00048C:I	9D4F	707		SSR	R4,R15	IF FLOPPY NOT IDLE	LS007060
000490:I	4320 8032 =0004C2:I	708		BFC	2,DU	THEN ERROR.	LS007070
000490:I	CACC 0001	709		ANI	R12,1(R12)	CALCULATE RECORD NUMBER,	LS007080
000494:I	984C	710		WHR	R4,R12	AND SEND IT TO THE FLOPPY.	LS007090
000496:I	4240 8028 =0004C2:I	711		BTC	4,DU	IF FALSE SYNC - NO DEVICE.	LS007100
00049A:I	C8F2 0001	712		LHI	R15,1(R2)	GET THE READ COMMAND,	LS007110
00049E:I	9E4F	713		OCR	R4,R15	AND SEND IT TO THE FLOPPY.	LS007120
0004AC:I	0B78	714		SR	R7,R8	GET BUFFER INDEX.	LS007130
0004A2:I	0000 04A2:I	715	FLP.DATA	EQU	*		LS007140
0004A2:I	9D4F	716		SSR	R4,R15	GET STATUS.	LS007150
*0004A4:I	2081 =0004A2:I	717		BTC	BSY,FLP.DATA	LOOP UNTIL NOT BUSY.	LS007160
0004A6:I	DB48 4700 0000	718		RD	R4,C(R8,R7)	READ A BYTE.	LS007170
0004AC:I	2671	719		AIS	R7,1	BUMP BUFFER INDEX,	LS007180
*0004AE:I	2226 =0004A2:I	720		BNP	FLP.DATA	AND READ UNTIL COUNTED OUT.	LS007190
0004B0:I	24F7	721		LIS	R15,7	ISSUE STOP COMMAND.	LS007200
0004B2:I	9E4F	722		OCR	R4,R15	:	LS007210
0004B4:I	0000 04B4:I	723	FLP.WAIT	EQU	*		LS007220
0004B4:I	9D4F	724		SSR	R4,R15	GET THE STATUS AND	LS007230
0004B6:I	2221 =0004B4:I	725		BFRS	2,FLP.WAIT	WAIT UNTIL IDLE.	LS007240
0004B8:I	030E	726		BR	R14		LS007250

LSU LOADER / SEGMENT 2 (RELOCATABLE)

		728	* ERROR ROUTINES			LSU07270
		729	*			LSU07280
		730	* FILE NOT FOUND			LSU07290
		731	*			LSU07300
		732	FILNTFND EQU *			LSU07310
0004BA:I	0000 04BA:I	733	BALR R15,R1		OUTPUT "FILE NOT FOUND".	LSU07320
0004BC:I	01F1	734	DC Z(MSG3-LCDRSTRT)		:	LSU07330
0004BE:I	0789	735	B ERROR		COMMON ERROR ROUTINE	LSU07340
	4300 8C48 =00050A:I	736	*			LSU07350
		737	DU EQU *			LSU07360
0004C2:I	0000 04C2:I	738	LI R7,C*DU		SET-UP ERROR MESSAGE.	LSU07370
*0004C8:I	F870 4455 2020	739	B IOERROR		:	LSU07380
	2308 =0004D8:I	740	*			LSU07390
		741	UNRE EQU *			LSU07400
0004CA:I	0000 C4CA:I	742	LI R7,C*UNRE		UNRECOVERABLE ERROR.	LSU07410
*0004D0:I	F870 554F 5245	743	B IOERROR		:	LSU07420
	2304 =0004D8:I	744	*			LSU07430
		745	CNEG EQU *			LSU07440
0004D2:I	0000 04D2:I	746	LI R7,C*CNEG		CONFIGURATION ERROR.	LSU07450
*0004D8:I	F870 434E 4647	747	B IOERROR		:	LSU07460
		748	*			LSU07470
		749	IOERROR EQU *		I/O ERROR MESSAGE.	LSU07480
0004D8:I	0000 04D8:I	750	ST R7,IO.TYPE		COMPLETE THE MESSAGE.	LSU07490
0004DC:I	5070 82B0 =00078C:I	751	BALR R15,R1		OUTPUT "I/O ERROR...."	LSU07500
0004DE:I	01F1	752	DC Z(MSG1-LODRSTRT)		:	LSU07510
0004E0:I	077C	753	B ERROR		GO TO COMMON ERROR ROUTINE	LSU07520
	4300 8026 =00050A:I	754	*			LSU07530
		755	MEM.ERR EQU *		MEMORY TEST FAILED.	LSU07540
0004E4:I	0000 04E4:I	756	LR R15,R13		GET LEAST SIGNIFICANT BYTE.	LSU07550
*0004E6:I	08FD	757	SRL R13,8		SHIFT IT OFF.	LSU07560
0004E8:I	41E0 8094 =000580:I	758	BAL R14,HEX.ASC		CONVVRT IT TO ASCII.	LSU07570
0004EC:I	40FC 82C0 =00078C:I	759	STH R15,MFAD+4		SAVE FOR ERROR MESSAGE.	LSU07580
0004F0:I	08FD	760	LR R15,R13		GET MIDDLE BYTE OF ADDRESS.	LSU07590
*0004F2:I	10D8	761	SRL R13,8		SHIFT IT OFF.	LSU07600
0004F4:I	41E0 8088 =000580:I	762	BAL R14,HEX.ASC		CONVERT IT TO ASCII.	LSU07610
0004F8:I	40FC 82B2 =0007AE:I	763	STH R15,MFAD+2		SAVE IT FOR ERROR MESSAGE.	LSU07620
0004FC:I	08FD	764	LR R15,R13		GET MOST SIGNIFICANT BYTE OF ADDR.	LSU07630
0004FE:I	41E0 807E =000580:I	765	BAL R14,HEX.ASC		CONVERT IT TO ASCII.	LSU07640
000502:I	40F0 82A6 =0007AC:I	766	STH R15,MFAD		STORE IT FOR ERROR MESSAGE.	LSU07650
000506:I	01F1	767	BALR R15,R1		OUTPUT "MEMCHK ERR NNNNNN".	LSU07660
000508:I	0799	768	DC Z(MSG6-LODPSTRT)		:	LSU07670
*00050A:I		769	B ERROR		GO TO COMMON	LSU07680
		770	*			LSU07690
		771	*			LSU07700
		772	*			LSU07710
		773	ERROR EQU *			LSU07720
00050A:I	0000 C50A:I	774	LA R0,LODRSTRT		GET BASE ADDRESS OF LOADER.	LSU07730
*00050E:I	E600 FAFA =000008:I	775	CLI R0,LSUADDR		HAS IT BEEN MOVED YET?	LSU07740
000512:I	C500 1000	776	BER R0		NO, RESTART.	LSU07750
000514:I	0330	777	IFZ TEST			LSU07760
000514:I	8800	778	H*LT		YES, THEN JUST HALT.	LSU07770
		779	ENDC			LSU07780

LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000 0516:I	781	MSG	EQU	*	OUTPUT MESSAGE TO CONSOLE.	LSU07800
000516:I	486F 0000	782		LH	R6,C(R15)	GET MESSAGE ADDRESS.	LSU07810
00051A:I	26F2	783		ALS	R15,2	GET RETURN ADDRESS.	LSU07820
00051C:I	247D	784		LIS	R7,CR	OUTPUT CARRIAGE RETURN.	LSU07830
00051E:I	41E0 8018 =00053A:I	785		BAL	R14,PUTC	:	LSU07840
000522:I	247A	786		LIS	R7,LF	OUTPUT LINE FEED.	LSU07850
000524:I	41E0 8012 =00053A:I	787		BAL	R14,PUTC	:	LSU07860
	0000 0528:I	788	MSG.PUT	EQU	*		LSU07870
000528:I	D376 FADC =000008:I	789		LB	R7,LODRSTRT(R6)	GET A CHARACTER,	LSU07880
00052C:I	41E0 800A =00053A:I	790		BAL	R14,PUTC	AND OUTPUT IT.	LSU07890
000530:I	2661	791		ALS	R6,1	BUMP THE MESSAGE POINTER.	LSU07900
000532:I	C57C 00FF	792		CLHI	R7,X'FF'	WAS LAST CHARACTER A TERMINATOR?	LSU07910
*000536:I	2037 =000528:I	793		BNE	MSG.PUT	NO, OUTPUT NEXT CHARACTER.	LSU07920
000538:T	030F	794		BR	R15	YES, RETURN TO CALLER.	LSU07930
		795	*				LSU07940
	0000 053A:I	796	PUTC	EQU	*	OUTPUT 1 CHARACTER TO CONSOLE.	LSU07950
00053A:I	C840 0011	797		LHI	R4,X'11'	GET CONSOLE OUTPUT ADDRESS.	LSU07960
00053E:I	C800 00AB	798		LHI	R0,X'AB'	START THE CONSOLE.	LSU07970
000542:I	9E4C	799		OCR	R4,R0	:	LSU07980
	0000 0544:I	800	PUTC.L1	EQU	*		LSU07990
000544:I	9D4C	801		SSR	R4,R0	LOOP TILL CONSOLE NOT BUSY.	LSU08000
000546:I	2081 =000544:I	802		BTBS	BSY,PUTC.L1	:	LSU08010
000548:I	9A47	803		WDF	R4,R7	OUTPUT THE DATA.	LSU08020
	0000 054A:I	804	PUTC.L2	EQU	*		LSU08030
00054A:I	9D4C	805		SSR	R4,R0	LOOP TILL CONSOLE NOT BUSY.	LSU08040
00054C:I	2081 =00054A:I	806		BTBS	BSY,PUTC.L2	:	LSU08050
00054E:I	030E	807		BR	R14	RETURN TO CALLER.	LSU08060
		808	*				LSU08070
	0000 0550:I	809	GETC	EQU	*	READ 1 CHARACTER FROM CONSOLE.	LSU08080
000550:I	C8FC 00B9	810		LHI	R15,X'B9'	GET CONSOLE COMMAND.	LSU08090
000554:I	C840 0010	811		LHI	R4,X'10'	GET ADDRESS OF CONSOLE INPUT.	LSU08100
000558:I	9E4F	812		OCR	R4,R15	OUTPUT COMMAND TO CONSOLE.	LSU08110
	0000 055A:I	813	GETC.BSY	EQU	*		LSU08120
00055A:I	9D4F	814		SSR	R4,R15	LOOP UNTIL NOT BUSY.	LSU08130
00055C:I	2081 =00055A:I	815		BTBS	BSY,GETC.BSY	:	LSU08140
00055E:I	9B47	816		RDE	R4,R7	READ A BYTE.	LSU08150
000560:I	9D4F	817		SSR	R4,R15	CHECK FOR FRAMING ERROR.	LSU08160
000562:I	C3FC 0020	818		THI	R15,X'20'	IF TRUE, THEN EITHER BREAK OR	LSU08170
000566:I	4230 FA9E =000008:I	819		BNZ	LODRSTRT	BAD CHARACTER - RESTART.	LSU08180
00056A:I	C470 007F	820		WHI	R7,X'7F'	ASSURE 7 BITS.	LSU08190
00056E:I	C57C 000D	821		CLHI	R7,CR	IS IT A CARRIAGE RETURN?	LSU08200
*000572:I	2133 =000578:I	822		BNE	GETC.OK	NO, PUT IT IN REGISTER.	LSU08210
000574:I	25F1	823		LCS	R15,1	YES, SET RETURN TO MINUS.	LSU08220
000576:I	030E	824		BR	R14	RETURN TO CALLER.	LSU08230
		825	*				LSU08240
	0000 0578:I	826	GETC.OK	EQU	*	PACK CHARACTER INTO REGISTER.	LSU08250
000578:T	1188	827		LLS	R8,8	:	LSU08260
00057A:I	0687	828		OR	R8,R7		LSU08270
00057C:I	24F0	829		LIS	R15,0	SET RETURN TO NON-MINUS.	LSU08280
00057E:I	030E	830		BR	R14	RETURN TO CALLER.	LSU08290

LSU LOADER / SEGMENT 2 (RELOCATABLE)

		832	* CONVERSION ROUTINES.			LSU08310
		833	*			LSU08320
	0000 0580:I	834	HEX.ASC EQU *		CONVERT HEX TO ASCII/HEX.	LSU08330
000580:I	087F	835	LR R7,R15		SAVE ORIGINAL DIGITS.	LSU08340
000582:I	1CF4	836	SRLS R15,4		GET LEFTMOST DIGIT AND	LSU08350
000584:I	41A0 800C =000594:I	837	BAL R10,HEX01		CONVERT IT TO ASCII.	LSU08360
000588:I	94CF	838	EXBR R0,R15		SHIFT AND SAVE LEFTMOST CHARACTER.	LSU08370
00058A:I	08F7	839	LR R15,R7		GET RIGHTMOST DIGIT AND	LSU08380
00058C:I	41A0 8004 =000594:I	840	BAL R10,HEX01		CONVERT IT TO ASCII.	LSU08390
000590:I	C6F0	841	OR R15,R0		GET BOTH ASCII CHARACTERS.	LSU08400
000592:I	03CE	842	BR R14		RETURN TO CALLER.	LSU08410
		843	*			LSU08420
	0000 0594:I	844	HEX01 EQU *			LSU08430
000594:I	C4F0 000F	845	NHI R15,X'F'			LSU08440
000598:I	C6F0 0030	846	OHI R15,X'30'		SET DIGIT ZONE	LSU08450
00059C:I	C9F0 003A	847	CHI R15,X'3A'			LSU08460
0005A0:I	028A	848	BLR R10		RETURN TO CALLER IF NUMERIC.	LSU08470
0005A2:I	26F7	849	AIS R15,7		ELSE, SET ALPHA ZONE,	LSU08480
0005A4:I	03CA	850	BR R10		AND RETURN TO CALLER.	LSU08490
		851	*			LSU08500
	0000 05A6:I	852	X.CONV EQU *		CONVERT ASCII/HEX TO HEX.	LSU08510
0005A6:I	CF80 0040	853	SHI R8,X'40'		STRIP OFF ALPHA ZONES.	LSU08520
0005AA:I	2122 =0005AE:I	854	PPS X.CONV1		POSSIBLY IN RANGE A - F?	LSU08530
0005AC:I	2687	855	AIS R8,7		NO, THEN ASSUME 0 - 9.	LSU08540
	0000 05AE:I	856	X.CONV1 EQU *			LSU08550
0005AE:I	2689	857	AIS R8,9		NORMALIZE FOR HEX DIGIT.	LSU08560
0005B0:I	C580 0010	858	CLHI R8,X'10'		DOES RESULT EXCEED 15 (X'F')?	LSU08570
0005B4:I	028E	859	BLR R14		NO, RETURN TO CALLER.	LSU08580
0005B6:I	4300 FA4E =0005B8:I	860	R LODRSTRT		YES, ERROR - RESTART.	LSU08590
		861	*			LSU08600
	0000 05BA:I	862	ASC.HEX EQU *		CONVERT ASCII/DECIMAL TO HEX.	LSU08610
0005BA:I	245A	863	LIS R5,10		INITIALIZE MULTIPLIER.	LSU08620
0005BC:I	C890 0030	864	LHI R9,X'30'		MASK FOR ASCII CODED DECIMAL.	LSU08630
0005C0:I	C8A0 00FF	865	LHI R10,X'FF'		MASK TO ISOLATE RIGHT BYTE.	LSU08640
0005C4:I	2701	866	SIS R0,1		DECREMENT COUNT.	LSU08650
*0005C6:I	2313 =0005CC:I	867	BW ASC.UNIT		IF NOT MINUS, CONVERT UNITS.	LSU08660
0005C8:I	2470	868	LIS R7,0		ELSE SET VALUE TO ZERO,	LSU08670
0005CA:I	03CE	869	BR R14		AND RETURN TO CALLER.	LSU08680
		870	*			LSU08690
	0000 05CC:I	871	ASC.UNIT EQU *			LSU08700
0005CC:I	0878	872	LP R7,R8		GET UNITS POSITION.	LSU08710
0005CE:I	047A	873	NR R7,R10		:	LSU08720
0005D0:I	0B79	874	SR R7,R9		:	LSU08730
0005D2:I	2701	875	SIS R0,1		DECREMENT COUNT.	LSU08740
*0005D4:I	211E =0005F0:I	876	BW END.CONV		IF MINUS, UNITS ONLY.	LSU08750
0005D6:I	9468	877	EXBR R6,R8		GET TENS POSITION.	LSU08760
0005D8:I	046A	878	NR R6,R10		:	LSU08770
0005DA:I	1869	879	SR R6,R9		:	LSU08780
0005DC:I	0C65	880	MHR R6,R5		MULTIPLY IT BY 10.	LSU08790
0005DE:I	0A76	881	AP R7,R6		ADD TO RESULT.	LSU08800
0005E0:I	2701	882	SIS R0,1		DECREMENT COUNT.	LSU08810
*0005E2:I	2117 =0005F0:I	883	BW END.CONV		IF MINUS, NO HUNDREDS.	LSU08820
0005E4:I	3468	884	FXHR R6,R8		GET HUNDREDS POSITION.	LSU08830

LSU LOADER / SEGMENT 2 (RELOCATABLE)

0005E6:I	046A	885	NR	R6,R10	:	LSU08840
0005E8:I	0B69	886	SR	R6,R9	:	LSU08850
0005EA:I	0C65	887	MHR	R6,R5	MULTIPLY IT BY 100.	LSU08860
0005EC:I	0C65	888	MHR	R6,R5	:	LSU08870
0005EE:I	0A76	889	AR	R7,R6	ADD TO RESULT.	LSU08880
*0005F0:I		890	B	END.CONV	CONVERSION DONE.	LSU08890
		891	*			LSU08900
	0000 05F0:I	892	END.CONV EQU	*		LSU08910
0005F0:I	0570 0100	893	CLHI	R7,256	IS NUMBER <= 255?	LSU08920
0005F4:I	4380 FA10 =000008:I	894	BNL	LODRSTR	NO, THEN ERROR - RESTART.	LSU08930
0005F8:I	03CE	895	BR	R14	RETURN TO CALLER.	LSU08940

LSU LOADER / SEGMENT 2 (RELOCATABLE)

		897	*	TEST MEMORY.	LSU08960
		898	MEM.TEST EQU *	ENTER WITH R13 = START ADDRESS.	LSU08970
		899	*	RQ2 = END ADDRESS.	LSU08980
		900	*		LSU08990
		901	* WRITE ADDRESSES TO MEMORY.		LSU09000
		902	*		LSU09010
0005FA:I	50D0 83FA =0009F8:I	903	ST R13,STARTA	SAVE START ADDRESS.	LSU09020
	0000 05FE:I	904	WRT.ADR EQU *		LSU09030
0005FE:I	50DD 0000	905	ST R13,0(R13)	STORE ADDRESS IN ITSELF.	LSU09040
000602:I	05D2	906	CLR R13,R2	AT END YET?	LSU09050
*000604:I	2383 =00060A:I	907	BNL READ.SET	YES, READ THE ADDRESSES.	LSU09060
000606:I	26D4	908	AIS R13,4	BUMP THE POINTER,	LSU09070
*000608:I	2205 =0005FE:I	909	B WRT.ADR	AND WRITE NEXT ADDRESS.	LSU09080
		910	*		LSU09090
		911	* READ ADDRESSES FROM MEMORY AND COMPARE.		LSU09100
		912	*		LSU09110
		913	READ.SET EQU *	SET-UP FOR READS.	LSU09120
00060A:I	0000 060A:I	914	L R13,STARTA	GET START ADDRESS.	LSU09130
	58D0 83EA =0009F8:I	915	READ.ADR EQU *		LSU09140
	0000 060E:I	916	L R3,0(R13)	RETRIEVE DATA (ADDRESS?).	LSU09150
00060E:I	583D 0000	917	CLR R13,R3	IS IT CORRECT?	LSU09160
000612:I	05D3	918	BNE MEM.ERR	NO, THEN ABORT NOW.	LSU09170
000614:I	4230 FECC =0004E4:I	919	LR R0,R3	ASSURE FROM MEMORY AND NOT CACHE.	LSU09180
000618:I	0803	920	IFZ TEST		LSU09190
00061A:I		921	XSTB 3(R13)	:	LSU09200
00061A:I	DF7D 0003	922	ENDC		LSU09210
		923	CLR R13,R2	AT END YET?	LSU09220
00061E:I	05D2	924	BNL WRC.SET	YES, WRITE ADDRESS COMPLEMENTS.	LSU09230
*000620:I	2383 =000626:I	925	AIS R13,4	NO, BUMP ADDRESS POINTER.	LSU09240
000622:I	26D4	926	B READ.ADR	AND CHECK NEXT LOCATION.	LSU09250
*000624:I	220B =00060E:I	927	*		LSU09260
		928	* WRITE ADDRESS COMPLEMENT TO MEMORY.		LSU09270
		929	*		LSU09280
		930	WRC.SFT EQU *	SET-UP FOR WRITE ADDRESS COMPLEMENT.	LSU09290
*000626:I	2541	931	LI R4,-1	GET MASK FOR COMPLEMENT.	LSU09300
000628:I	58D0 83CC =0009F8:I	932	L R13,STARTA	GET START ADDRESS.	LSU09310
	0000 062C:I	933	WRC.ADR EQU *		LSU09320
		934	LR R3,R13	GET THE ADDRESS,	LSU09330
00062C:I	083D	935	XR R3,R4	COMPLEMENT IT.	LSU09340
00062E:I	0734	936	ST R3,0(R13)	STORE ADDRESS COMPLEMENT	LSU09350
000630:I	503D 0000	937	CLR R13,R2	AT END YET?	LSU09360
000634:I	05D2	938	BNL PDC.SET	YES, READ ADDRESS COMPLEMENTS.	LSU09370
*000636:I	2383 =00063C:I	939	AIS R13,4	NO, BUMP ADDRESS POINTER.	LSU09380
000638:I	26D4	940	B WRC.ADR	AND WRITE NEXT LOCATION.	LSU09390
*00063A:I	2207 =00062C:I	941	*		LSU09400
		942	* READ ADDRESS COMPLEMENT FROM MEMORY AND COMPARE.		LSU09410
		943	*		LSU09420
		944	PDC.SET EQU *	SET-UP FOR READ ADDRESS COMPLEMENT.	LSU09430
00063C:I	0000 063C:I	945	L R13,STARTA	GET START ADDRESS.	LSU09440
	58D0 83E8 =0009F8:I	946	RDC.ADR EQU *		LSU09450
	0000 0640:I	947	L R0,0(R13)	RETRIEVE DATA (ADDRESS COMPLEMENT?).	LSU09460
000640:I	580D 0000	948	XR R0,R4	COMPLEMENT IT.	LSU09470
000644:I	0704	949	CLR R0,R13	IS IT CORRECT?	LSU09480
000646:I	05DD				

LSU LOADER / SEGMENT 2 (RELOCATABLE)

000648:I	4230 FE98 =0004E4:I	950	BNE	MEM.ERR	NO, THEN ABORT NOW.	LSU09490
00064C:I	0704	951	XR	R0,R4	ASSURE FROM MEMORY AND NOT CACHE.	LSU09500
00064E:I		952	IFZ	TEST		LSU09510
00064E:I	DF7D 0003	953	XSTB	3(R13)	:	LSU09520
		954	ENDC			LSU09530
000652:I	05D2	955	CLR	R13,R2	AT END YET?	LSU09540
*000654:I	2383 =00065A:I	956	BNL	PAT.MTCH	YES, TRY PATTERN MATCHING NOW.	LSU09550
000656:I	26D4	957	AIS	R13,4	NO, BUMP ADDRESS POINTER.	LSU09560
*000658:I	220C =000640:I	958	B	RDC.ADR	AND CHECK NEXT LOCATION.	LSU09570
		959	*			LSU09580
		960	*	TEST WITH DATA PATTERNS.		LSU09590
		961	*			LSU09600
00065A:I	0000 065A:I	962	PAT.MTCH	EQU *		LSU09610
	C840 0024	963	LHI	R4,36	INITIALIZE INDEX TO PATTERN TABLE.	LSU09620
	0000 065E:I	964	PAT.NEW	EQU *	GET NEW PATTERN.	LSU09630
00065E:I	58D0 8396 =0009F8:I	965	L	R13,STARTA	GET START ADDRESS.	LSU09640
000662:I	5804 8166 =0007CC:I	966	L	R0,PATTERNA(R4)	GET A PATTERN.	LSU09650
	0000 0666:I	967	PAT.WRT	EQU *		LSU09660
000666:I	500D 0000	968	ST	R0,0(R13)	STORE THE PATTERN.	LSU09670
00066A:I	05D2	969	CLR	R13,R2	AT END YET?	LSU09680
*00066C:I	2383 =000672:I	970	BNL	PAT.RDST	YES, READ THEM BACK.	LSU09690
00066E:I	26D4	971	AIS	R13,4	NO, BUMP ADDRESS POINTER,	LSU09700
*000670:I	2205 =000666:I	972	B	PAT.WRT	AND WRITE AT NEXT LOCATION.	LSU09710
		973	*			LSU09720
000672:I	0000 0672:I	974	PAT.RDST	EQU *	SET-UP TO READ PATTERN.	LSU09730
	58D0 8382 =0009F8:I	975	L	R13,STARTA	GET START ADDRESS.	LSU09740
	0000 0676:I	976	PAT.READ	EQU *		LSU09750
000676:I	583D 0000	977	L	R3,0(R13)	RETRIEVE THE PATTERN.	LSU09760
00067A:I	0530	978	CLR	R3,R0	IS IT VALID?	LSU09770
00067C:I	4230 FE64 =0004E4:I	979	BNE	MEM.ERR	NO, THEN ABORT NOW.	LSU09780
000680:I		980	IFZ	TEST		LSU09790
000680:I	DF7D 0003	981	XSTB	3(R13)	SHUT OFF CACHE.	LSU09800
		982	ENDC			LSU09810
000684:I	2744	983	SIS	R4,4	YES, DECREMENT PATTERN INDEX,	LSU09820
000686:I	05D2	984	CLR	R13,R2	AT END YET?	LSU09830
*000688:I	2395 =000692:I	985	BNL	PAT.CKND	YES, SEE IF ALL PATTERNS USED.	LSU09840
00068A:I	50ED 0000	986	ST	R14,0(R13)	ASSURE DATA BUS CLEAN.	LSU09850
00068E:I	26D4	987	AIS	R13,4	NO, BUMP ADDRESS POINTER.	LSU09860
*000690:I	220D =000676:I	988	B	PAT.READ	AND CHECK NEXT LOCATION.	LSU09870
		989	*			LSU09880
	0000 0692:I	990	PAT.CKND	EQU *		LSU09890
000692:I	2744	991	SIS	R4,4	DECREMENT PATTERN INDEX.	LSU09900
000694:I	4310 FFC6 =00065E:I	992	BNL	PAT.NEW	AND LOOP UNTIL ALL PATTERNS USED.	LSU09910
000698:I	030E	993	BR	R14	RETURN TO CALLER WHEN THRU.	LSU09920

LSU LOADER / SEGMENT 2 (RELOCATABLE)

		995	*	DEVICE TABLE FOR CONVERTING MNEMONICS TO ADDRESSES		LSU09940
		996	*			LSU09950
000698:I		997		IFO *		LSU09960
		998		DB 0		LSU09970
		999		ENDC		LSU09980
		1000		EQU *		LSU09990
	0000 069A:I	1001	MAG85	DC X'85',X'40',X'00',X'F0'		LSU10000
00069A:I	0085					
00069C:I	0040					
00069E:I	0000					
0006A0:I	00F0					
0006A2:I	00C5	1002	MAGC5	DC X'C5',X'41',X'00',X'F0'		LSU10010
0006A4:I	0041					
0006A6:I	0000					
0006A8:I	00F0					
0006AA:I	00C6	1003	MB5R	DC X'C6',X'33',X'B6',X'F0'		LSU10020
0006AC:I	0033					
0006AE:I	00B6					
0006B0:I	00F0					
0006B2:I	00C7	1004	MB5F	DC X'C7',X'32',X'B6',X'F0'		LSU10030
0006B4:I	0032					
0006B6:I	00B6					
0006B8:I	00F0					
0006BA:I	00EC	1005	MB67	DC X'EC',X'35',X'EB',X'F0'		LSU10040
0006BC:I	0035					
0006BE:I	00EB					
0006C0:I	00F0					
0006C2:I	00E6	1006	MB256	DC X'E6',X'36',X'E5',X'F0'		LSU10050
0006C4:I	0036					
0006C6:I	00E5					
0006C8:I	00F0					
0006CA:I	00C1	1007	FLPY	DC X'C1',X'37',X'00',X'00'		LSU10060
0006CC:I	0037					
0006CE:I	0000					
0006D0:I	0000					
0006D2:I	0000	1008	OTHR	DC X'0',X'0',X'0',X'0'		LSU10070
0006D4:I	0000					
0006D6:I	0000					
0006D8:I	0000					
		1009	*			LSU10080
	0000 06DA:I	1010	ADDRTABL	EQU *		LSU10090
0006DA:I	0753	1011		DC Z(DNUM-LODRSTRT)		LSU10100
0006DC:I	0759	1012		DC Z(CODE-LODRSTRT)		LSU10110
0006DE:I	075F	1013		DC Z(CTLR-LODRSTRT)		LSU10120
0006E0:I	0765	1014		DC Z(SLCH-LODRSTRT)		LSU10130
0006E2:I	076B	1015		DC Z(DRNO-LODRSTRT)		LSU10140

LSU LOADER / SEGMENT 2 (RELOCATABLE)

0007AC:I	5858 5959 5A5A FF	1064	MFAD	DB	C'XXYYZZ',X'FF'		LSU10630
		1065	*				LSU10640
0007B3:I		1066		IFZ	TEST		LSU10650
0007B3:I	EE	1067	COM2	DB	X'EE'	PASLA, 8-BIT, HI SPD, 2 STOP, EVEN	LSU10660
		1068		ELSE			LSU10670
		1069	COM2	DB	X'38'	PASLA, 8-BIT, LO SPD, 2 STOP, NO PAR	LSU10680
		1070		ENDC			LSU10690
0007B4:I	A3	1071	MTSKIP	DB	X'A3'	SKIP FILEMARK (MAG TAPE).	LSU10700
0007B5:I	A0	1072	MTCLEAR	DB	X'AC'	CLEAR CONTROL UNIT (MAG TAPE).	LSU10710
0007B6:I	A1	1073	MTREAD	DB	X'A1'	READ COMMAND (MAG TAPE).	LSU10720
0007B7:I	B8	1074	MTREWD	DB	X'B8'	REWIND COMMAND (MAG TAPE).	LSU10730
0007B8:I	48	1075	SHCLEAR	DB	X'48'	SELCH CLEAR COMMAND.	LSU10740
0007B9:I	70	1076	SHGORD	DB	X'70'	SELCH READ/GO COMMAND	LSU10750
	0000 07B8:I	1077	CTRESET	EQU	SHCLEAR	CONTROLLER RESET COMMAND	LSU10760
0007BA:I	C1	1078	CTREAD	DB	X'C1'		LSU10770
		1079	* DISC COMMANDS				LSU10780
0007BB:I	C2	1080	D1SEEK	DB	X'C2'		LSU10790
	0000 07BB:I	1081	D2SEEK	EQU	D1SEEK		LSU10800
0007BC:I	C8	1082	D2RATN	DB	X'C8'		LSU10810
0007BD:I	C4	1083	D2RHEAD	DB	X'C4'		LSU10820
0007BE:I	D0	1084	D2SETCYL	DB	X'D0'		LSU10830
0007BF:I	E0	1085	D2SETHED	DB	X'E0'		LSU10840
0007C0:I		1086		IFO	*		LSU10850
		1087		DB	0		LSU10860
		1088		ENDC			LSU10870
		1089	*				LSU10880
0007C0:I	0030	1090	SECCYL	DC	H'48'	<= 10	LSU10890
0007C2:I	0140	1091		DC	H'320'	67	LSU10900
0007C4:I	0400	1092		DC	H'1216'	256	LSU10910
		1093	*				LSU10920
0007C6:I	0018	1094	SECTRK	DC	H'24'	<= 10	LSU10930
0007C8:I	0040	1095		DC	H'64'	67	LSU10940
0007CA:I	0040	1096		DC	H'64'	256	LSU10950
		1097	*				LSU10960
0007CC:I		1098		CNOP	4		LSU10970
0007CC:I	0000 0000	1099	PATTERNA	DCY	0,11111111,33333333,77777777		LSU10980
0007D0:I	1111 1111						
0007D4:I	3333 3333						
0007D8:I	7777 7777						
0007DC:I	FFFF 0000	1100		DCY	FFFF0000,FFFF,F000F000,FF00FF00		LSU10990
0007E0:I	0000 FFFF						
0007E4:I	F000 F000						
0007E8:I	FF00 FF00						
0007EC:I	FF00 FFF0	1101		DCY	FF00FF00,FFFFFFFF		LSU11000
0007F0:I	FFFF FFFF						
		1102	*				LSU11010
	0000 07EC	1103	LENGTH	EQU	*-LODRSTRT		LSU11020
0007F4:I		1104		CNOP	4		LSU11030
	0000 07F4:I	1105	VDBUF	EQU	*		LSU11040
	0000 08F3:I	1106	VDBUFE	EQU	VDBUF+255		LSU11050
	0000 07F4:I	1107	VD.VOL	EQU	VDBUF		LSU11060
	0000 07F8:I	1108	VD.ATRB	EQU	VD.VOL+4		LSU11070
	0000 07FC:I	1109	VD.FDP	EQU	VD.ATRB+4		LSU11080

LSU LOADER / SEGMENT 2 (RELOCATABLE)

0000 0800:I	1110 VD.OSP EQU	VD.FDP+4	LSU1109C
0000 0804:I	1111 VD.OSS EQU	VD.OSP+4	LSU1110C
0000 0808:I	1112 VD.MAP EQU	VD.OSS+4	LSU1111C
0000 08F4:I	1113 DIRSAVE EQU	VDBUFF+1	LSU1112C
0000 08F8:I	1114 LIBBUFF EQU	DIRSAVE+4	LSU1113C
0000 09F7:I	1115 LIBBUFFE EQU	LIBBUFF+255	LSU1114C
0000 09F8:I	1116 STARTA EQU	LIBBUFFE+1	LSU1115C
0000 09FC:I	1117 RSAVE EQU	STARTA+4	LSU1116C
0000 0A3C:I	1118 TBNTY EQU	RSAVE+64	LSU1117C
0000 0A40:I	1119 TPOFF EQU	TBNTY+4	LSU1118C
0000 0A44:I	1120 SWITCH EQU	TPOFF+4	LSU1119C
0000 0A48:I	1121 OS.END EQU	SWITCH+4	LSU1120C
0000 0A4C:I	1122 NUM.LIBS EQU	OS.END+4	LSU1121C
0000 0A50:I	1123 ENDLODR EQU	NUM.LIBS+4	LSU1122C
0000 0A54:I	1124 FILENAME EQU	ENDLODR+4	LSU1123C
0000 0A5C:I	1125 EXT EQU	FILENAME+8	LSU1124C
0000 0A60:I	1126 LODREND EQU	EXT+4	LSU1125C

SYMBOL TABLE / CROSS-REFERENCE

0007F4:I


1128

FMD

LSU11270

SYMBOL TABLE & CROSS REFERENCE LIST

VD.READ	0000	01E0:I	400	404	406*				
VD.VOL	0000	07F4:I	412	1107*	1108				
YDEUF	0000	07F4:I	407	464	466	485	1105*	1106	1107
VDEUFE	0000	08F3:I	408	1106*	1113				
VECTOR	0000	004E:I	218	222*					
VOLFIL	0000	074C:I	413	415	1042*				
WAIT.FM	0000	012A:I	318*	321					
WAIT.MAG	0000	01B2:I	381*	383					
WAIT10	0000	038C:I	584*	585					
WAIT11	0000	03AA:I	598*	600					
WAIT12	0000	03AE:I	601*	604					
WAIT15	0000	0390:I	587*	591					
WAIT21	0000	03D2:I	616*	620					
WAIT22	0000	03E4:I	623*	625					
WAIT23	0000	03EC:I	627*	629					
WAIT24	0000	03F6:I	632*	634					
WAIT25	0000	03FE:I	636*	638					
WAIT26	0000	0402:I	639*	641					
WAIT31	0000	043C:I	667*	669					
WAIT32	0000	044C:I	675*	677					
WRC.ADR	0000	062C:I	933*	940					
WRC.SET	0000	0626:I	924	930*					
WRT.ADR	0000	05FE:I	904*	909					
X.CONV	0000	05A6:I	240	852*					
X.CONV1	0000	05AE:I	854	856*					



A54	19-055	11
A15	19-057	4, 6, 8, 10, 12
A109	19-153	6
A107	19-057	4, 6, 8, 10, 12
A91	19-124	6
A90	19-055	3, 11
A85	19-235	8, 11
A84	19-055	8, 11
A81	19-125	3, 11
A80	19-236	11
A78	19-058	6, 12
A77	19-058	8
A74	19-058	12
A73	19-057	8
A65	19-059	12
A61	19-057	2, 4, 10
A56	19-057	4
A55	19-234	1, 4, 10
A48	19-241	6
A46	19-063	9
A45	19-058	6, 12
A35	19-236	8

A2	19-057	2, 12
REVISION	DATE	DESCRIPTION
03	01	01/02
02	01	01/02
01	01	01/02

* MNEMONIC IS PRESENT ON BACKPANEL BUT NOT USED ON CPU-A BOARD.

EXTRAP	2	N.C.	10
SYNO	1	N.C.	10
GND	4	E	7
GND	6	A	6
GND	C	G	6
GND	4	N.C.	2

MNEMONIC	FROM T.P.	TO T.P.	SHEET
TEST POINT TABLE			

USED IN MANUAL 47-022

TERM. NO.	CABLE CONNECTOR MAP		BACK PANEL MAP		TERM. NO.
	2	1	1	2	
16			P5	P5	41
15			GND	GND	40
14			SR10	SR00	39
13			MPY0	SM0	38
12			DIV0	ULSR0	37
11			GR010	ENB00	36
10			GR009	GRD11	35
09			RD21	RD21	34
08			RD20	RD21	33
07			RD19	RD19	32
06			RD17	RD18	31
05			RD27	RD27	30
04			RD25	RD26	29
03			RD24	RD21	28
02			RD41	RD13	27
01			RD15	RD16	26
00			RD01	RD01	25
24			RD02	RD03	24
23			RD04	RD08	23
22			RD30	RD31	22
21			GND	GND	21
20			RD09	RD10	20
19			RD11	RD29	19
18			PSW20	PSW25	18
17			PSW26	PSW27	17
16			PSW31	PSW23	16
15			PSW17	PSW18	15
14			AENH0	AENL0	14
13			IR070	IR060	13
12			IR050	IR040	12
11			IR030	IR020	11
10			IR010	IR000	10
09			YD08	YD09	09
08			YD10	YD11	08
07			FLR20	FLR29	07
06			FLR30	FLR31	06
05			GFLR29	LFLR0	05
04			FPPFL0	BSTK0	04
03			SMINT0	JAMCI0	03
02			GND	GND	02
01			P5	GND	01
00				GND	00
41			GND	GND	41
40			GND	GND	40
39			CLKA	CLKP0	39
38			CLKC0	SCLK	38
37			GND	GND	37
36			GDIR	SVD	36
35			DPST00 *	DSTOP0	35
34			FPPF0	RSTOP0	34
33			CL070	UNNLD0	33
32			PFDTR	WAIT	32
31			SFTEN0	DFTEN0	31
30			ATN000	ATN010	30
29			ATN020	ATN030	29
28			GND	GND	28
27			B001 *	B011 *	27
26			B021 *	B031 *	26
25			B041 *	B051 *	25
24			B061 *	B071 *	24
23			B081 *	B091 *	23
22			B101 *	B111 *	22
21			B121 *	B131 *	21
20			B141 *	B151 *	20
19			B161	B171	19
18			B181	B191	18
17			B201	B211	17
16			B221	B231	16
15			B241	B251	15
14			B261	B271	14
13			B281	B291	13
12			B301	B311	12
11			GND	GND	11
10			HW0	RCATN0	10
09			SCATN0	TRAP0	09
08			SINGL0	NVMD	08
07			MAT0	ECLR0	07
06			DEXT0	SCLR0B	06
05			FNCE0	ALGN0	05
04			DEXB0	ALGN0	04
03			GMVF0	DISA0	03
02			GND	DIEB0	02
01			P5	GND	01
00				GND	00

REVISIONS

NO.	DATE	DESCRIPTION
1	1-11-81	INT
2	1-11-81	INT
3	1-11-81	INT

RELEASED FOR PRODUCTION
DEV. ENG. [Signature] DATE [Date]

REVISIONS
REVISED SHTS. 1 & 9
VT 9/19/83 M 3-22-82 R02
SPARE GATE LIST, ADDED A54-11 & DELETED A74-06 & A35-03. REVISED SHTS. 1, 3, 5, 6 & 8.
KR 10/15/83 MS 7-23-82 E03

35-916 R04
BOARD REV. LEVEL

BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.


NAME	TITLE	DATE
V. PERBI	DRAFT	11-6-81
E. GREENSTEIN	SYS. TEST	11-6-81
E. CZOZ		11-6-81
M. MANSIONNE	ENGR	11-6-81
E.A. SARKER	QC	11-6-81
G. SARKER	MAK	11-6-81

NO.	DATE	TITLE
04		
03		
02		
01		
00		

REVISION	DATE	DESCRIPTION
03	01	01/02
02	01	01/02
01	01	01/02

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. REPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISION	DATE	DESCRIPTION
03	01	01/02
02	01	01/02
01	01	01/02



REVISIONS	


NOTES
 1. X'007' - ILLEGAL
 X'004' - POWER UP

TITLE			
CPU - A CONTROL STORE ADDRESS REGISTER (CSAR)			
DRAFTER		TASK 03173	
V. FERRE		SHT	
DATE		DWG 35-816	
4-27-81		DOB 2 - 10	

DRAWING 44 131 405792

REVISIONS

AREA E4 DELETED GMA
FROM BRANCH I.
KR 111 5114 MS 7-23-82 [RO]




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THE LEGEND.

SCALE	NAME	TITLE	DATE
	BLUSK	LINK REGISTER	9-29-80
		DRAFT	
		CHK	
		ENGR	

PAGE	03/79	SHEET	3-10
NO.	35-816/01008		

REVISIONS




FC5
'000'X-'7FFF'X

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME BLISK	TITLE CPU-A FIXED CONTROL STORE	DATE 9-29-68
TOLERANCE XXX 1.000 XX 1.00 X 1.00 UNLESS OTHERWISE SPECIFIED	CHK ENGR		
DRAWN 03179		SHEET OF 35-816 DOB 4-10	


REVISIONS	
AREA F4, ADDED 6M4 TO RDB41 (RDB5). RDB64 GMS WAS 6M4.	
KR 5114 MS 7-23-88 R01	



PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE ± .001 ± .002 ± .003 ± .004 ± .005 ± .006 ± .007 ± .008 ± .009 ± .010 UNLESS OTHERWISE SPECIFIED	BLUSK		9-29-80	CPU-A RDR
		CHK		
		ENGR		
				REV 03179
				35-816 R01 D08
				SHEET OF 5-10

REVISIONS			
IN AREA D6, A57 PIN 05 WAS SPEC AS MNEMONIC MVFI.			
12	12/11/61	4844	M 9-11-81 R01
AREA N4, ADDED A74-04 & A35-03. DELETED A54-11 & A54-12 WAS TO A55-12			
13	KR/VU	5114	MS 7-23-82 R02




NOTES:
 1. STRAP A TO G FOR COMM OPTION NOT PRESENT LEAVE OPEN FOR COMM OPTION PRESENT.
 2. STRAP C TO G, FOR FLOATING POINT PROCESSOR NOT PRESENT, LEAVE OPEN FOR FPP PRESENT.

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE: XXX 2.000 XX 2.00 X 2.00 UNLESS OTHERWISE SPECIFIED				CPU-A CONSOLE SYNC & BRANCH CONDITIONING
				TASK NO. 03179
				REV. NO. 35-816 R02D06
				SHEET OF 6-10

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISIONS




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION, IN ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE 100 ± 0.05 10 ± 0.02 1 ± 0.01 RESISTOR ± 1%		DRAFT		CPU-A E-FIELD DECODE & B-BUS DRIVERS
	CHK			
	ENGR			
			3/79	SHEET OF 7-10
			35-816	DOB

REVISIONS


AREA D2, SIGNAL LFLR0
WAS DUPLICATED BE-
TWEEN A50-01 TO A83-
07. DELETED LFLR0
FROM A50-01 TO A83-07.
KR 4/7/51/4 MS17-23-87/RO1



NOTE:
UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/4W 5%.

SCALE	NAME	TITLE	DATE
		TITLE CPU-A	
		RD DECODING	
		B-BBOARD SUPPORT	
		REV. 03179	SHEET 10
		35-816R1 DOB	8-10

A B C D E F G H J K L M N



REVISIONS				
IN AREA L9 19-057 GATE (A115) PINS 01 & 02 WERE NOT SPEC.				
U.P.	BWL	2844	M	9-11-81
ADDED C89 TO AREA DB				
VT	8U	4973	M	3-22-82

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	
TASK 03179	SHT
DWG 35-816 R02 DOB	9-10

NOTES

BRUNING 44-131-40579

A B C D E F G H J K L M N R S



NOTE: FOR NET # MNEMONIC & LOCATION TO SCHEMATIC, SEE SMT14.

REF. DESIGN	PART NUMBER	SPARE OUTPUT
16M	19-126	08
14M	19-235	11
13H	19-057	12,
13B	19-057	06,08
125	19-057	04,10,12
03E	19-057	04

TABLE OF SPARES

REVISION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
SHEET																

C. CONN. TERM. NO.	CABLE CONNECTOR MAP ROW		BACK PANEL MAP ROW		C. CONN. TERM. NO.
	2	1	1	2	
16			P5	P5	41
15			GND	GND	40
14			SR10	SROO	39
13			MPYO	SHI	38
12			DIVO	ULSRO	37
11			GRD101	ENBS0	36
10			GRD091	GRD111	35
09			RD221	RD231	34
08			RD201	RD211	33
07			RD190	RD191	32
06			RD170	RD181	31
05			RD270	RD271	30
04			RD251	RD261	29
03			RD240	RD121	28
02			RD141	RD131	27
01			RD150	RD161	26
00					25
					24
					23
24	S301	S311			22
23	S281	S291	GND	GND	21
22	GND	S271	Y501	Y511	20
21	S261	S251	Y521	Y531	19
20	S241		PSW101	PSW111	18
19	S221	S231	PSW201	PSW251	17
18	GND	S211	PSW261	PSW271	16
17	S201	S191	PSW131	PSW231	15
16	S181		PSW171	PSW181	14
15	S161	S171	AENHO	AENLO	13
14	GND	S151	PSW121	PSW211	12
13	S141	S131	PSW191	PSW151	11
12	S121		CLPRO	PSW141	10
11	S101	S111	GND	GND	09
10	GND	S091	YD0B1	YD091	08
09	S081	S071	YD101	YD111	07
08	S061		FLR281	FLR291	06
07	S041	S051	FLR301	FLR311	05
06	GND	S031	GFLR291	LFLE1	04
05	S021	S011		BSTK50	03
04	S001		GND	JAMC10	02
03	GND		GND	GND	01
02	GND		P5	GND	00
01	GND				
00	GND	GND	P5	GND	41
			GND	GND	40
			CLKC00	CLKPSW0	39
			CLKIB	SCLK1	38
			GND	GND	37
					36
24	GND	GND			35
23	S011	S001		DSTOPO	34
22	S031	S021			33
21	GND	GND	GND	GND	32
20	S051	S041	S160	S170	31
19	S071	S061	S180	S190	30
18	GND	GND	S200	S210	29
17	S091	S081	S220	S230	28
16	S111	S101	GND	GND	27
15	GND	GND	B001	B011	26
14	S131	S121	B021	B031	25
13	S151	S141	B041	B051	24
12	GND	GND	B061	B071	23
11	S171	S161	B081	B091	22
10	S191	S181	B101	B311	21
09	GND	GND	B121	B131	20
08	S211	S201	B141	B151	19
07	S231	S221	B161	B171	18
06	GND	GND	B181	B191	17
05	S251	S241	B201	B211	16
04	S271	S261	B221	B231	15
03	GND	GND	B241	B251	14
02	S291	S281	B261	B271	13
01	S311	S301	B281	B291	12
00	GND	GND	B301	B311	11
			GND	GND	10
			S240	S250	09
			S260	S270	08
			S280	S290	07
			S300	S310	06
			GND	GND	05
				SCLROB	04
				EXBO	03
					02
					01
			GND	GND	00
			P5	GND	00

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DATE	NO.

RELEASED FOR PRODUCTION
 Dev. DATE 7/15/80
 AREA SR: BOARD REV WAS
 100, REVISED SMTS 147
 JULY 1980 5094 R 7-19-82|R01

USED IN MANUAL
47-011

35-763 R02
BOARD REV. LEVEL

PERKIN ELMER
Computer Systems Division
Oceanport, N.J. 07757


CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

NAME	TITLE	DATE
DE STINE	DRAFT	
E. GREENSTEN	SYS TEST	
R. CERO	CHK	
A. BALAS	ENGR	
R. BARKER	QC	
D. FRANKENBERGER	MSR	

SCALE: 1" = 1.000
 1/4" = 0.250
 1/8" = 0.125
 3/16" = 0.1875
 1/32" = 0.0625
 3/32" = 0.09375
 1/16" = 0.0625

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


REVISIONS



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE PERKIN-ELMER CORPORATION AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE
TOLERANCE XX 1/2 X 1/10 UNLESS OTHERWISE SPECIFIED	JUSTINE	813-0-7	8-13-58
	CHK		
	ENGR		
	TASK		
	DATE		
	NO	35-768	DWG 2-16

REVISIONS




PROPERTY OF PERKIN-ELMER CORPORATION
COMPUTER SYSTEMS DIVISION, AND SHALL NOT
BE DISCLOSED OR USED FOR ANY OTHER PURPOSES
EXCEPT AS SPECIFIED IN CONTRACT BETWEEN
THE RECIPIENT AND PERKIN-ELMER CORPORATION.
DUPLICATION OR REPRODUCTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
	OSTINE	CPU-B	4-13-78
TOLERANCE		CHK	
XXX 1.000		ENGR	
XX 1.00			
X 1.00			
ANGLES 2 TO 10			
UNLESS OTHERWISE SPECIFIED			

TITLE	DATE
CPU-B	4-13-78
BITS 8-15	

REVISONS




"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
	WSTPINE	DRAFT	4-13-78
	CHK		
	ENGR		
<p>TOLERANCE .001 .005 .01 .02 .03 .05 .1 .15 .2 .25 .5 .75 1 1.5 UNLESS OTHERWISE SPECIFIED</p>			
<p>TYP 35-768</p>		<p>TITLE CPU-B 8175 16-23</p>	
			SHEET 4-16

REVISIONS

PROPERTY OF THE PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT. BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.




SCALE	NAME	TITLE	DATE	TITLE
	RESTINE	DRAFT	4-13-78	CPU-B BITS 24-31
		CHK		
		ENGR		

35-768	08	5-16
--------	----	------

REVISIONS


AREA L1-L5 REVISED
REG TABLE INFO SEE
ROO MICROFILM FOR
PREVIOUS RLV LEVEL
REV 01 5094 R 7-19-82 ROL



THIS DOCUMENT IS UNCLASSIFIED
DATE 08-01-2011 BY 60322 UCBAW/BJS/STP
COMPUTER SYSTEMS DIVISION AND SHALL NOT
BE DISCLOSED OR DISTRIBUTED OUTSIDE THE
CORPORATION EXCEPT AS SPECIFIED BY CONTRACT.
THIS DOCUMENT IS UNCLASSIFIED
DATE 08-01-2011 BY 60322 UCBAW/BJS/STP

SCALE -	NAME	TITLE	DATE	TITLE
	RJSTINE	DRAFT	4-13-78	CPU B
		CHK		B-FIELD RD DECODE
		ENGR		
		TAP		
		SW		
		REV		
		SHEET OF		7-16
				35-768 R01 D08

REVISIONS




"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION IN ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE-	
TOLERANCE	
XXX 0.05	
XX 0.10	
X 0.20	
UNLESS OTHERWISE SPECIFIED	

NAME	TITLE	DATE
BRISTINE	DRAFT	4-13-78
	CHK	
	ENGR	

TITLE	CPU-B
	B-STACK 0-15
TASK NO.	
SHEET NO.	
CW 35-768	DWG 8-16




PROPERTY OF THE PERKIN-ELMER CORPORATION
COMPUTER SYSTEMS DIVISION AND SHALL NOT
BE DISCLOSED OR USED FOR ANY OTHER PUR-
POSES EXCEPT AS SPECIFIED BY CONTRACT BE-
TWEEN THE RECIPIENT AND THE PERKIN-ELMER
CORPORATION. DUPLICATION OF ANY PORTION
OF THIS DATA SHALL INCLUDE THIS LEGEND

SCALE-	NAME	TITLE	DATE	TITLE
	JUSTINE	DRAFT	4-13-78	B-STACK 16-31
		CHK		
		ENGR		

TASK: 35-76B D48 9-16
SHEET OF: 9-16

REVISIONS




"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE-	NAME	TITLE	DATE	TITLE CPU-B
TOLERANCE	JUSTINE	DRAFT	4-13-78	A-STACK 0-15
XX 2 005		CHK		
XX 1 02		ENGR		
XX 2 17				
UNLESS OTHERWISE SPECIFIED				


35-76B 008/0-16

REVISIONS



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PART OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE		NAME	DATE	TITLE
TOLERANCE	± .005	DRS/TM	4-13-78	CPU-B
FINISH	AS SHOWN	CHK		1-STACK 16-31
ANGLE	30°	ENGR		
UNLESS OTHERWISE SPECIFIED				




NO	DESCRIPTION	DATE
1		
2		
3		
4		
5		
6		
7		
8		
9		

NO	DESCRIPTION
0	HOLD DATA
1	SHIFT RIGHT
1	SHIFT LEFT
1	LOAD

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE PURCHASER AND THE PERKIN ELMER CORPORATION. DUPLICATION OF THIS POSITION OR OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
	D. STINE	CPU-B	4-13-78	SHIFT REGISTER
	W. LIMPERT			

REVISIONS




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED IN THE CONTRACT BETWEEN THE RECIPIENT AND PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
	ROSTINE	DRAFT	9-13-78
		CHK	
		ENGR	

TITLE	SHEET OF
PROGRAM STATUS REGISTER CONDITION CODE REGISTER	13-16
35-76B	D8

REVISIONS



	ADDI	ADDI	ADDI	S3	S2	S1	S0	M
ADD	0	0	1	0	0	1	0	0
SUB	0	0	1	0	1	1	0	0
AND	0	1	0	1	1	0	1	1
OR	0	1	1	0	1	1	1	1
XOR	1	0	1	0	0	1	1	1
LDB	1	0	1	1	1	0	1	1
LDA	1	1	1	0	1	0	1	1

FUNCTION	RDBT 2 2 2 2 0 1 2 3	BMC 0 0 0 0 0 1 2 3	BMC 0 0 0 0 4 5 6 7	BMC 0 0 1 1 8 9 0 1
LD	0 0 0 0	0 0 0 0	0 1 0 0	0 0 1 1
NULL	0 0 0 1	0 0 0 0	1 1 0 0	0 1 1 1
SLHL	0 0 1 0	0 0 0 0	0 1 0 1	0 1 0 1
SLHA	0 0 1 1	0 0 0 0	0 1 0 0	1 1 0 1
EXB	0 1 0 0	0 0 0 0	0 1 0 0	0 0 1 1
SEX	0 1 0 1	0 0 0 0	0 1 0 0	0 0 1 1
SRHL	0 1 1 0	0 0 0 0	0 1 1 0	0 1 0 1
SRHA	0 1 1 1	0 0 0 0	0 1 1 0	1 1 0 1
LHL	1 0 0 0	0 0 0 0	1 1 0 0	0 0 1 1
RLL	1 0 0 1	0 0 1 0	1 0 0 1	0 1 0 1
SLL	1 0 1 0	0 0 1 0	1 0 0 1	0 1 0 1
SLA	1 0 1 1	0 0 0 1	1 0 0 1	0 1 0 1
EXH	1 1 0 0	0 0 0 0	0 1 0 0	0 1 1 0
RRL	1 1 0 1	0 1 0 0	1 0 1 0	0 1 0 1
SRL	1 1 1 0	1 0 0 0	1 0 1 0	0 1 0 1
SRA	1 1 1 1	0 0 0 1	1 0 1 0	0 1 0 1


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

* SEE CPU-A SCHEMATICS SHEET 3B13 FOR ADDITIONAL INFORMATION.

SCALE	NAME	TITLE	DATE	TITLE
	WSTINE		4-13-78	CPU-B

35-768 DDB 14-16


REVISIONS



PROPERTY OF THE PERKIN ELMER CORPORATION.
COMPUTER SYSTEMS DIVISION AND SHALL NOT
BE DISCLOSED OR USED FOR ANY OTHER PURPOSE
EXCEPT AS SPECIFIED BY A WRITTEN
AGREEMENT BETWEEN THE PERKIN ELMER CORPORATION
AND THE RECIPIENT. THIS AGREEMENT SHALL BE
A CONDITION OF THIS DATA WHEN THE RECIPIENT
OR THIS DATA SHALL RECEIVE THE SAME.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX 1 003 XX 1 002 X 1 001	DESTINE	DRAFT	4-13-78	CPU-B
AMPLER 2 10 UNLESS OTHERWISE SPECIFIED		CHK		
		ENGR		

NO 35-76B DOB 15-16



UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	1-7-80
	SUPV	
	CHK	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC
CPU-C
MAR AND LOC


TASK 03976	SHT
DWG 35-769	2 - 25

REVISIONS

1	
2	
3	
4	
5	
6	
7	
8	
9	

NOTES

BRUNING 44-131, 40579



REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
A. WILLIAMS	DES/DFT	2-11-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	SCHEMATIC CPU-C		
	PROCESS SEGMENT TABLE DESCRIPTOR AND SEGMENT SIZE COMPARIOR		
TASK	03976	SHT	
DWG	35-749	008	3 -25

NOTES

DRAWING 44-131-40279



TYPICAL "A" BOX CONFIGURATION,
4 PLACES

REVISIONS		

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
A. WILLIAMS	DES / DFT	2-11-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	SCHEMATIC	
	CPU-C	
	SHARED SEGMENT TABLE DESCRIPTOR AND SHARED SEGMENT SIZE COMPARITOR	
TASK 03976	SHT	
DWG 35-769	DOB	4 -25

NOTES

BRUNING 44131 40579



REVISIONS				
REV. 15C TO ALT. LOGIC SYMBOL IN AREA J3				
ECJ	4494	M	10-23-80	RO1
AREA NO.	REF	WAL	6C3	
JAT	4623	D	2-27-81	RO2
EXTENSIVE CHANGES: FOR PREVIOUS REVISION SEE RO2 MICROFILM. ADDED 2 SPARE GATES (14H13 & 14H1D) AREA J5.				
JLV	4907	MS	12-28-81	RO3 X

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
A. WILLIAMS	DES / DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
SCHEMATIC CPU-C PRESENCE BIT INITIALIZATION	
TASK 03976	SHT
DWG 35-769 RC3	5 - 25

NOTES

DRAWING 44-131-40579



REVISIONS	

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	SCHEMATIC	
	CPU-C	
	PA LATCH 8-11	
TASK 03976		SHT
DWG 35-769	DOB	6-25

NOTES

DRAWING 44-131-40579



REVISIONS	

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	1-24-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."
 OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC	
CPU-C	
PA LATCH 12-15	
TASK 03976	SHT
DWG 35-769	7 - 25

NOTES

DRAWING 44-131-10579



REVISIONS

AREA EG, I.C. 17F WAS 19-077, REV'D LOGIC SYMBOLS OF PINS 03,04,05,12	4494	M	10-23-80	R01
AREA A9: DELETED FROM "FSHARED" REF 19A7	4623	D	2-27-81	R02

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
A.WILLIAMS	DES /DFT	2-7-80
	SUPV	
	CHK	
	MGR	
	QC	


PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	SCHEMATIC CPU-C SEGMENT TABLE REGISTER STACKS AND STACK LOAD BUFFER
TASK	03976
DWG	35-769 R02
SHT	8 - 25

NOTES

BRUNING 44131-10579



REVISIONS				
NMEMONIC "READI" WAS ADDED TO PIN 24K04 AT AREA D3. PIN 24K04 WAS CONN. TO 11R05 AT AREA D3. ISEG WAS ADDED TO "FDUA0" AT L4. 19AG WAS REMOVED FROM "RD000" AT E3.				
ECJ	4494	M	10-23-80	RO1
AREA F2, DELETED FROM PMEMI REF ISEG.				
JAT	4623	D	2-27-81	RO2

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-11-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."
 THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC
 CPU-C
 MAT CONTROL

TASK 03976
 DWG 35-769 RO2 DO8 9 -25

NOTES



REVISIONS

AREA F6: IC 24F	PIN 14 WAS PIN 04.
JAT 8/11/4623	D 2-27-81 ROI

UNLESS OTHERWISE SPECIFIED


SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
A. WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFO MATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	SCHEMATIC	
	CPU-C	
	MAT RELOCATION SUMMER AND LMA DRIVERS	
TASK	03976	SHT
DWG	35-769 ROI	DO8 10-25

NOTES
 BRUNING 44-131 40579



EMAT291	EMAT301	EMAT311	MAT FAULT CODES
0	0	0	ACCESS MODE FAULT-EXECUTE PROTECTED
0	0	1	ACCESS MODE FAULT-WRITE PROTECTED
0	1	0	ACCESS MODE FAULT-READ PROTECTED
0	1	1	ACCESS LEVEL FAULT
1	0	0	SEGMENT LIMIT FAULT
1	0	1	NON-PRESENT SEGMENT FAULT
1	1	0	SST-SIZE EXCEEDED
1	1	1	PST-SIZE EXCEEDED

NOTE: THE MICRO-PROCESSOR ADDS '1' TO THE MAT FAULT CODE IN REGISTER 13.

NOTES

REVISIONS			
I.C. 14H 19-234 SN AT D7 WAS ADDED.			
ECJ	4494	M	10-23-80 ROI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DRAWING WITHOUT THIS LEGEND."

TITLE SCHEMATIC
 CPU-C
 MAT FAULT DECODE

TASK 03976	SHT
DWG 35-769 ROI DOB	11-25

DRAWING 44-131-46279



REVISIONS		

UNLESS OTHERWISE SPECIFIED.		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	11-30-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE SCHEMATIC	
CPU-C	
PROGRAM ADDRESS RELOCATION SUMMER LMA DRIVERS	
TASK 03976	SHT
DWG 35-769	DOB 12 -25

NOTES

BRUNING 44131-00279

A B C D E F G H J K L M N

REVISIONS				
ADDED STRAP FROM PIN 9 (16A) TO 16A08 & 16A10 (GND)				
JLV	40	4907	MS	12-28-81/RO1





TABLE 1 SHARED/MEMORY STRAPPING

TEST POINTS	MEGA BYTES OF SHARED MEMORY																
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1	G	G	G	G	G	G	G	G	A	A	A	A	A	A	A	A	P
2	G	G	G	G	A	A	A	A	G	G	G	G	P	P	P	P	G
3	G	G	A	A	G	G	A	A	G	G	P	P	G	G	P	P	G
4	NC	NC	B	B	NC	NC	P	P	NC	NC	B	B	NC	NC	P	P	NC
5	G	A	G	A	G	A	G	A	G	P	G	P	G	P	G	P	G
6	NC	B	NC	B	NC	P	NC	P	NC	B	NC	B	NC	P	NC	P	NC
7	NC	C	NC	P	NC	C	NC	P	NC	C	NC	P	NC	C	NC	P	NC
8	G	G	G	G	G	G	G	G	D	D	D	D	D	D	D	D	P
9	G	G	G	G	D	D	D	D	G	G	G	G	P	P	P	P	G
10	G	G	D	D	G	G	D	D	G	G	P	P	G	G	P	P	G
11	NC	NC	E	E	NC	NC	P	P	NC	NC	E	E	NC	NC	P	P	NC
12	G	D	G	D	G	D	G	D	G	P	G	P	G	P	G	P	G
13	NC	E	NC	E	NC	P	NC	P	NC	E	NC	E	NC	P	NC	P	NC

NOTE: NC=NO CONNECTION

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC
CPU-C
LOCAL/SHARED MEMORY
DETECTION

TASK 03976 SHT
DWG 35-769 RO1 DOB 13 -25

NOTES 1. STRAPPING IS SHOWN FOR AN ALL LOCAL MEMORY SYSTEM, NO SHARED MEMORY. SEE TABLE 1 FOR LOCAL/SHARED MEMORY STRAPPINGS.

A B C D E F G H J K L M N R S



REVISIONS	

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	1-28-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC
 CPU-C
 PROGRAM ADDRESS MULTIPLEXOR
 AND LATCH

TASK 03976	SHT
DWG 35-769	14-25

NOTES



REVISIONS				
PIN 10E10 AT FG WAS PMEM1, 9G2				
ECJ	4494	M	10-23-80	ROI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	1-28-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."

OF THIS DATA SHALL INCLUDE THIS LEGEND.	
TITLE SCHEMATIC CPU-C ZMAR	
TASK 03976	SHT
DWG 35-769 ROI	15-25

NOTES

DRAWING 44-131 40579



REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
	DES /DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC
 CPU-C
 MDS BUFFERS


TASK 03976 SHT
 DWG 35-769 D08 16-25

NOTES

DRAWING 44-131-0079

REVISIONS


NO.	DESCRIPTION	DATE
1		
2		
3		
4		
5		
6		
7		
8		
9		



B	A	MDR O/S
O	O	MUX
O	I	EMD
I	O	OMS
I	O	MAT FAULT

- 38I, MD, 1681, 02
- 21F2, 20A, 16A6,
- 4B1, 22C
- 38I, MD, 1681, 05
- 21F2, 20A, 16B6,
- 4B1, 22C
- 38I, MD, 1681, 06
- 21F2, 20A, 16B6, 1
- 4E1, 22C
- 38I, MD, 1681, 09
- 21F3, 20A, 16C6,
- 4E1, 22C
- 38I, MD, 1681, 12
- 21F3, 20A, 16C6,
- 4F1, 22C
- 38I, MD, 1681, 15
- 21F3, 20A, 16C6,
- 4F1, 22C
- 38I, MD, 1681, 16
- 21F4, 20A, 16D6,
- 4F1, 22C
- 38I, MD, 1681, 19
- 21F4, 20A, 16D6,
- 4F1, 22C

REVISIONS








B	A	MDR 16-23
0	0	EMD
0	1	OMS
1	0	MAT FAULT
1	1	SBUS

THIS DRAWING IS THE PROPERTY OF PERKIN ELMER AND IS TO BE USED ONLY FOR THE SYSTEMS DIVISION. ANY REUSE OR MODIFICATION OF THIS DRAWING FOR ANY OTHER PURPOSES IS STRICTLY PROHIBITED. THE REPRODUCED AND TRANSMITTED INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .02 X ± .05 UNLESS OTHERWISE SPECIFIED	A. WILLIAMS	DRAFT	2-11-80	CPU-C PROCESSOR MDR BITS 16-23
		ENGR		
				TASK NO. 03976 SHEET OF 18
				FORM NO. 35-769 DOB 18-25

REVISIONS


PIN 11M03 AT AG WAS R0000, 11E6.			
4494	M	10-23-80	ROI



B	A	MDR24/31
O	O	EMD
O	I	OMS
I	O	MAT FAULT
I	I	SBUS

PROPERTY OF PERKIN ELMER CORPORATION
NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF PERKIN ELMER CORPORATION.

SCALE-	NAME	TITLE	DATE	TITLE
	A.WILLIAMS	DRAFT	2-7-80	CFU-C PROCESSOR MDR BITS 24-31
TOLERANCE FRA 1/100 XX 1/50 X 1/25 ANGLES 1/16		CHK		
		ENGR		
UNLESS OTHERWISE SPECIFIED				
				REV 03976
				35-769 ROI
				SHEET OF 19-25



REVISIONS

UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03	ANGLES ±1°
NAME	TITLE	DATE	
E. JOHNSON	DES / DFT	1-3-79	
	SUPV		
	CHK		
	ENG		
	MGR		
	QC		

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC
 CPU-C
 MDR SUMMER AND EXTEND SIGN LOGIC

TASK 03976 . SHT
 DWG 35-769 008 20-25

NOTES

BRUNING 14-131 40579



REVISIONS

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
	A.WILLIAMS	DES/DFT 2-19-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DRAWING SHALL INCLUDE THIS LEGEND."

TITLE	SCHEMATIC		
	CPU-C		
	MDS DRIVERS		
TASK	O3976		
DWG	35-769		
SHT	21 - 25		
	DOB		

NOTES

BRIVING 44-131-0079



REVISIONS	

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
A. WILLIAMS	DES / DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE SCHEMATIC
CPU-C
B-BUS DRIVERS
BITS φφ-15

TASK 03976 SHT
DWG 35-769 DOB 22-25

NOTES


BRUNING 44-131 40579

REVISIONS



STB	B	A	B MUX
0	0	0	LOC
0	0	1	MDR
0	1	0	MAR
0	1	1	SUM
1	X	X	HIZ

PERKIN ELMER
 COMPUTER SYSTEMS DIVISION
 3575 KENNEDY BLVD.
 FORT BELLEVILLE, ILLINOIS 62239
 U.S. GOVERNMENT PRINTING OFFICE: 1975



REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE
	16	9/9/80
CONNECTORS 132-1 & 221-2 WERE SPEC AS MATRSDD, & MATRSRO. SHEETS 2, 5, 9, 11, 12, 14, 17 & 18 WERE ROD. IN AREA E9 35-770 WAS SPEC AS ROD.		
4527	M	10-29-80 RO1
RELEASED FOR PRODUCTION		
ENG. 16		DATE 11/17/80
AREA N9 35-770 WAS RO1. REVISED SHTS 1, 5, 6 & 20.		
JULY 80	4650 MS	3-26-81 RO2
REVISED SHTS 15 & 16		
4717	R	07-13-81 RO3
AREA N9 35-770 WAS RO2. REVISED SHTS 1, 8, 11, 20, 9 & 10.		
4772	M	10-1-81 RO4
AREA N9 35-770 WAS RO3. REVISED SHTS 1, 8, 9, 10, 11, 19 & 20. SHT 1 ADD TO BACK PANEL MAP PFPFLTQ AT CONN 1, ROW 1, PIN 08. I PIN 32 & 36 WETS AT CONN 1, ROW 1, PIN 08.		
4908	M	12-15-81 RO5
REV'D SHTS 1, 2, 4, 5, 7, 8, 9, 11, 12, 14, 15		
5090	MS	8-23-82 RO6

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
V. PERRI	E. JOHNSON	DES / DFT 7-6-80
R. CERD	SUPV	11-19-80
E. GREENSTEIN	SYS. TEST	11-19-80
P. BALAS	ENG	11-19-80
D. FRANKENBERGER	MGR	11-19-80
R. BARKER	QC	11-19-80

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER"

OF THIS DATA SHALL INCLUDE THIS LEGEND.	
TITLE	CPU-D
TASK	O3976
DWG	35-770 RO6 DOB
SHT	1 -20

REVISION	02	01	03	01	03	04	02	02	01	01	01	03
SHEET	1	2	3	4	5	6	7	8	9	10	11	12
USED IN MANUAL; 47-004												


THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

35-770	RO3
BOARD	REV LEVEL
BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL.	

REVISIONS


IN AREA R4: EFWRT1 WBS
CROSS REFERENCED AS T37
ONLY

4527	10/29/80	R01
AREA G-5, D7C10 DID GO TO GND. ADDED CROSS REF. IN AREA G8		
5090	8-23-82	R02X



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION. ANY SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DISSEMINATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE-	NAME D STINE	TITLE DRAFT	DATE 3-29-78	TITLE CPU-D REFRESH CONTENTION EDMA CONTENTION
TOLERANCE XXX ± .005 XX ± .004 X ± .003 UNLESS OTHERWISE SPECIFIED	CHK	ENGR		TAM 03976
				SHEET OF 35-770 R02D08 2-21



REVISIONS

NO.	DESCRIPTION	DATE
1	ASSEMBLED	10-1-68
2	REVISION 1	10-1-68
3	REVISION 2	10-1-68
4	REVISION 3	10-1-68
5	REVISION 4	10-1-68
6	REVISION 5	10-1-68
7	REVISION 6	10-1-68
8	REVISION 7	10-1-68
9	REVISION 8	10-1-68

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. REPRODUCTION OR ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."


TITLE CPU-D
INSTRUCTION REGISTER YD + YS FIELDS

NOTES

44-131-40579

REVISIONS


AREA J2, ADDED 1K RES. IN LOC. 23K. AREA R1, AREA R2, AREA R3, AREA R4, AREA R5, AREA R6, AREA R7, AREA R8, AREA R9, AREA R10, AREA R11, AREA R12, AREA R13, AREA R14, AREA R15, AREA R16, AREA R17, AREA R18, AREA R19, AREA R20, AREA R21, AREA R22, AREA R23, AREA R24, AREA R25, AREA R26, AREA R27, AREA R28, AREA R29, AREA R30, AREA R31, AREA R32, AREA R33, AREA R34, AREA R35, AREA R36, AREA R37, AREA R38, AREA R39, AREA R40, AREA R41, AREA R42, AREA R43, AREA R44, AREA R45, AREA R46, AREA R47, AREA R48, AREA R49, AREA R50, AREA R51, AREA R52, AREA R53, AREA R54, AREA R55, AREA R56, AREA R57, AREA R58, AREA R59, AREA R60, AREA R61, AREA R62, AREA R63, AREA R64, AREA R65, AREA R66, AREA R67, AREA R68, AREA R69, AREA R70, AREA R71, AREA R72, AREA R73, AREA R74, AREA R75, AREA R76, AREA R77, AREA R78, AREA R79, AREA R80, AREA R81, AREA R82, AREA R83, AREA R84, AREA R85, AREA R86, AREA R87, AREA R88, AREA R89, AREA R90, AREA R91, AREA R92, AREA R93, AREA R94, AREA R95, AREA R96, AREA R97, AREA R98, AREA R99, AREA R100, AREA R101, AREA R102, AREA R103, AREA R104, AREA R105, AREA R106, AREA R107, AREA R108, AREA R109, AREA R110, AREA R111, AREA R112, AREA R113, AREA R114, AREA R115, AREA R116, AREA R117, AREA R118, AREA R119, AREA R120, AREA R121, AREA R122, AREA R123, AREA R124, AREA R125, AREA R126, AREA R127, AREA R128, AREA R129, AREA R130, AREA R131, AREA R132, AREA R133, AREA R134, AREA R135, AREA R136, AREA R137, AREA R138, AREA R139, AREA R140, AREA R141, AREA R142, AREA R143, AREA R144, AREA R145, AREA R146, AREA R147, AREA R148, AREA R149, AREA R150, AREA R151, AREA R152, AREA R153, AREA R154, AREA R155, AREA R156, AREA R157, AREA R158, AREA R159, AREA R160, AREA R161, AREA R162, AREA R163, AREA R164, AREA R165, AREA R166, AREA R167, AREA R168, AREA R169, AREA R170, AREA R171, AREA R172, AREA R173, AREA R174, AREA R175, AREA R176, AREA R177, AREA R178, AREA R179, AREA R180, AREA R181, AREA R182, AREA R183, AREA R184, AREA R185, AREA R186, AREA R187, AREA R188, AREA R189, AREA R190, AREA R191, AREA R192, AREA R193, AREA R194, AREA R195, AREA R196, AREA R197, AREA R198, AREA R199, AREA R200, AREA R201, AREA R202, AREA R203, AREA R204, AREA R205, AREA R206, AREA R207, AREA R208, AREA R209, AREA R210, AREA R211, AREA R212, AREA R213, AREA R214, AREA R215, AREA R216, AREA R217, AREA R218, AREA R219, AREA R220, AREA R221, AREA R222, AREA R223, AREA R224, AREA R225, AREA R226, AREA R227, AREA R228, AREA R229, AREA R230, AREA R231, AREA R232, AREA R233, AREA R234, AREA R235, AREA R236, AREA R237, AREA R238, AREA R239, AREA R240, AREA R241, AREA R242, AREA R243, AREA R244, AREA R245, AREA R246, AREA R247, AREA R248, AREA R249, AREA R250, AREA R251, AREA R252, AREA R253, AREA R254, AREA R255, AREA R256, AREA R257, AREA R258, AREA R259, AREA R260, AREA R261, AREA R262, AREA R263, AREA R264, AREA R265, AREA R266, AREA R267, AREA R268, AREA R269, AREA R270, AREA R271, AREA R272, AREA R273, AREA R274, AREA R275, AREA R276, AREA R277, AREA R278, AREA R279, AREA R280, AREA R281, AREA R282, AREA R283, AREA R284, AREA R285, AREA R286, AREA R287, AREA R288, AREA R289, AREA R290, AREA R291, AREA R292, AREA R293, AREA R294, AREA R295, AREA R296, AREA R297, AREA R298, AREA R299, AREA R300, AREA R301, AREA R302, AREA R303, AREA R304, AREA R305, AREA R306, AREA R307, AREA R308, AREA R309, AREA R310, AREA R311, AREA R312, AREA R313, AREA R314, AREA R315, AREA R316, AREA R317, AREA R318, AREA R319, AREA R320, AREA R321, AREA R322, AREA R323, AREA R324, AREA R325, AREA R326, AREA R327, AREA R328, AREA R329, AREA R330, AREA R331, AREA R332, AREA R333, AREA R334, AREA R335, AREA R336, AREA R337, AREA R338, AREA R339, AREA R340, AREA R341, AREA R342, AREA R343, AREA R344, AREA R345, AREA R346, AREA R347, AREA R348, AREA R349, AREA R350, AREA R351, AREA R352, AREA R353, AREA R354, AREA R355, AREA R356, AREA R357, AREA R358, AREA R359, AREA R360, AREA R361, AREA R362, AREA R363, AREA R364, AREA R365, AREA R366, AREA R367, AREA R368, AREA R369, AREA R370, AREA R371, AREA R372, AREA R373, AREA R374, AREA R375, AREA R376, AREA R377, AREA R378, AREA R379, AREA R380, AREA R381, AREA R382, AREA R383, AREA R384, AREA R385, AREA R386, AREA R387, AREA R388, AREA R389, AREA R390, AREA R391, AREA R392, AREA R393, AREA R394, AREA R395, AREA R396, AREA R397, AREA R398, AREA R399, AREA R400, AREA R401, AREA R402, AREA R403, AREA R404, AREA R405, AREA R406, AREA R407, AREA R408, AREA R409, AREA R410, AREA R411, AREA R412, AREA R413, AREA R414, AREA R415, AREA R416, AREA R417, AREA R418, AREA R419, AREA R420, AREA R421, AREA R422, AREA R423, AREA R424, AREA R425, AREA R426, AREA R427, AREA R428, AREA R429, AREA R430, AREA R431, AREA R432, AREA R433, AREA R434, AREA R435, AREA R436, AREA R437, AREA R438, AREA R439, AREA R440, AREA R441, AREA R442, AREA R443, AREA R444, AREA R445, AREA R446, AREA R447, AREA R448, AREA R449, AREA R450, AREA R451, AREA R452, AREA R453, AREA R454, AREA R455, AREA R456, AREA R457, AREA R458, AREA R459, AREA R460, AREA R461, AREA R462, AREA R463, AREA R464, AREA R465, AREA R466, AREA R467, AREA R468, AREA R469, AREA R470, AREA R471, AREA R472, AREA R473, AREA R474, AREA R475, AREA R476, AREA R477, AREA R478, AREA R479, AREA R480, AREA R481, AREA R482, AREA R483, AREA R484, AREA R485, AREA R486, AREA R487, AREA R488, AREA R489, AREA R490, AREA R491, AREA R492, AREA R493, AREA R494, AREA R495, AREA R496, AREA R497, AREA R498, AREA R499, AREA R500, AREA R501, AREA R502, AREA R503, AREA R504, AREA R505, AREA R506, AREA R507, AREA R508, AREA R509, AREA R510, AREA R511, AREA R512, AREA R513, AREA R514, AREA R515, AREA R516, AREA R517, AREA R518, AREA R519, AREA R520, AREA R521, AREA R522, AREA R523, AREA R524, AREA R525, AREA R526, AREA R527, AREA R528, AREA R529, AREA R530, AREA R531, AREA R532, AREA R533, AREA R534, AREA R535, AREA R536, AREA R537, AREA R538, AREA R539, AREA R540, AREA R541, AREA R542, AREA R543, AREA R544, AREA R545, AREA R546, AREA R547, AREA R548, AREA R549, AREA R550, AREA R551, AREA R552, AREA R553, AREA R554, AREA R555, AREA R556, AREA R557, AREA R558, AREA R559, AREA R560, AREA R561, AREA R562, AREA R563, AREA R564, AREA R565, AREA R566, AREA R567, AREA R568, AREA R569, AREA R570, AREA R571, AREA R572, AREA R573, AREA R574, AREA R575, AREA R576, AREA R577, AREA R578, AREA R579, AREA R580, AREA R581, AREA R582, AREA R583, AREA R584, AREA R585, AREA R586, AREA R587, AREA R588, AREA R589, AREA R590, AREA R591, AREA R592, AREA R593, AREA R594, AREA R595, AREA R596, AREA R597, AREA R598, AREA R599, AREA R600, AREA R601, AREA R602, AREA R603, AREA R604, AREA R605, AREA R606, AREA R607, AREA R608, AREA R609, AREA R610, AREA R611, AREA R612, AREA R613, AREA R614, AREA R615, AREA R616, AREA R617, AREA R618, AREA R619, AREA R620, AREA R621, AREA R622, AREA R623, AREA R624, AREA R625, AREA R626, AREA R627, AREA R628, AREA R629, AREA R630, AREA R631, AREA R632, AREA R633, AREA R634, AREA R635, AREA R636, AREA R637, AREA R638, AREA R639, AREA R640, AREA R641, AREA R642, AREA R643, AREA R644, AREA R645, AREA R646, AREA R647, AREA R648, AREA R649, AREA R650, AREA R651, AREA R652, AREA R653, AREA R654, AREA R655, AREA R656, AREA R657, AREA R658, AREA R659, AREA R660, AREA R661, AREA R662, AREA R663, AREA R664, AREA R665, AREA R666, AREA R667, AREA R668, AREA R669, AREA R670, AREA R671, AREA R672, AREA R673, AREA R674, AREA R675, AREA R676, AREA R677, AREA R678, AREA R679, AREA R680, AREA R681, AREA R682, AREA R683, AREA R684, AREA R685, AREA R686, AREA R687, AREA R688, AREA R689, AREA R690, AREA R691, AREA R692, AREA R693, AREA R694, AREA R695, AREA R696, AREA R697, AREA R698, AREA R699, AREA R700, AREA R701, AREA R702, AREA R703, AREA R704, AREA R705, AREA R706, AREA R707, AREA R708, AREA R709, AREA R710, AREA R711, AREA R712, AREA R713, AREA R714, AREA R715, AREA R716, AREA R717, AREA R718, AREA R719, AREA R720, AREA R721, AREA R722, AREA R723, AREA R724, AREA R725, AREA R726, AREA R727, AREA R728, AREA R729, AREA R730, AREA R731, AREA R732, AREA R733, AREA R734, AREA R735, AREA R736, AREA R737, AREA R738, AREA R739, AREA R740, AREA R741, AREA R742, AREA R743, AREA R744, AREA R745, AREA R746, AREA R747, AREA R748, AREA R749, AREA R750, AREA R751, AREA R752, AREA R753, AREA R754, AREA R755, AREA R756, AREA R757, AREA R758, AREA R759, AREA R760, AREA R761, AREA R762, AREA R763, AREA R764, AREA R765, AREA R766, AREA R767, AREA R768, AREA R769, AREA R770, AREA R771, AREA R772, AREA R773, AREA R774, AREA R775, AREA R776, AREA R777, AREA R778, AREA R779, AREA R780, AREA R781, AREA R782, AREA R783, AREA R784, AREA R785, AREA R786, AREA R787, AREA R788, AREA R789, AREA R790, AREA R791, AREA R792, AREA R793, AREA R794, AREA R795, AREA R796, AREA R797, AREA R798, AREA R799, AREA R800, AREA R801, AREA R802, AREA R803, AREA R804, AREA R805, AREA R806, AREA R807, AREA R808, AREA R809, AREA R810, AREA R811, AREA R812, AREA R813, AREA R814, AREA R815, AREA R816, AREA R817, AREA R818, AREA R819, AREA R820, AREA R821, AREA R822, AREA R823, AREA R824, AREA R825, AREA R826, AREA R827, AREA R828, AREA R829, AREA R830, AREA R831, AREA R832, AREA R833, AREA R834, AREA R835, AREA R836, AREA R837, AREA R838, AREA R839, AREA R840, AREA R841, AREA R842, AREA R843, AREA R844, AREA R845, AREA R846, AREA R847, AREA R848, AREA R849, AREA R850, AREA R851, AREA R852, AREA R853, AREA R854, AREA R855, AREA R856, AREA R857, AREA R858, AREA R859, AREA R860, AREA R861, AREA R862, AREA R863, AREA R864, AREA R865, AREA R866, AREA R867, AREA R868, AREA R869, AREA R870, AREA R871, AREA R872, AREA R873, AREA R874, AREA R875, AREA R876, AREA R877, AREA R878, AREA R879, AREA R880, AREA R881, AREA R882, AREA R883, AREA R884, AREA R885, AREA R886, AREA R887, AREA R888, AREA R889, AREA R890, AREA R891, AREA R892, AREA R893, AREA R894, AREA R895, AREA R896, AREA R897, AREA R898, AREA R899, AREA R900, AREA R901, AREA R902, AREA R903, AREA R904, AREA R905, AREA R906, AREA R907, AREA R908, AREA R909, AREA R910, AREA R911, AREA R912, AREA R913, AREA R914, AREA R915, AREA R916, AREA R917, AREA R918, AREA R919, AREA R920, AREA R921, AREA R922, AREA R923, AREA R924, AREA R925, AREA R926, AREA R927, AREA R928, AREA R929, AREA R930, AREA R931, AREA R932, AREA R933, AREA R934, AREA R935, AREA R936, AREA R937, AREA R938, AREA R939, AREA R940, AREA R941, AREA R942, AREA R943, AREA R944, AREA R945, AREA R946, AREA R947, AREA R948, AREA R949, AREA R950, AREA R951, AREA R952, AREA R953, AREA R954, AREA R955, AREA R956, AREA R957, AREA R958, AREA R959, AREA R960, AREA R961, AREA R962, AREA R963, AREA R964, AREA R965, AREA R966, AREA R967, AREA R968, AREA R969, AREA R970, AREA R971, AREA R972, AREA R973, AREA R974, AREA R975, AREA R976, AREA R977, AREA R978, AREA R979, AREA R980, AREA R981, AREA R982, AREA R983, AREA R984, AREA R985, AREA R986, AREA R987, AREA R988, AREA R989, AREA R990, AREA R991, AREA R992, AREA R993, AREA R994, AREA R995, AREA R996, AREA R997, AREA R998, AREA R999, AREA R1000



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES WITHOUT THE WRITTEN CONSENT OF THE CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE	DATE
	STINE	DRAFT	3-29-78	CPU-D LOCAL MEMORY TIMING & CONTROL	
		CHK			
		ENGR			
				TASK 03976	SHEET OF 4-20
				DWG NO. 35-770 R01 D08	

REVISIONS			
1	IN AREA M7 02D04 WAS CONNECTED TO 03D10.	10-29-60	ROJ
2	AREA 21 ADDED LUNN 00A73 TO 00B03.		
3	AREA J-7. ADDED CROSS REF. & B8 TO BRWT1. ADDED IC 15K69.		
4			




15	16	17
1	0	RD HW
0	1	WRT HW
1	1	RD SET
1	0	RD FW
0	1	WRT FW
1	1	BRST RD
0	0	BRST WRT

SCALE	NAME	TITLE	DATE
	A. WILLIAMS	DRAFT	2-14-60
		CHK	
		ENGR	

TITLE SCHEMATIC
CPU-D
EDMA TO LOC.
MEM CONTROL
APP NO. 03976
DWG NO. 35-770R0300

REVISIONS

AREA F6; ADDED CAP 02A
CONNECTED TO 03A0B.
AREA E9; ADDED CAP 04A
CONNECTED TO 05A13.
REV 02 4650 MS 3-26-81 RO1



MEMORY OPERATION DECODE

EDMA PROTOCOL LOGIC


NOTES:
1. NORMALLY STRAPPED TO GND.

SCALE	NAME	TITLE	DATE	TITLE
	A. WILLIAMS	DRAFT	2-15-80	TITLE CPU-D
TOLERANCE:		CHK		PROC. MEM. OP. DECODE
XXX ± 0.03		ENGR		EDMA PROTOCOL LOGIC
XX ± 0.02				
X ± 0.01				
UNLESS OTHERWISE SPECIFIED				

INFORMATION CONTAINED HEREIN IS THE PROPERTY OF PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION. ALL RIGHTS RESERVED EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND PERKIN ELMER CORPORATION. EMPLOYMENT OF ANY PART OF THIS DATA SHALL BE AT THE RECIPIENT'S RISK.

REVISIONS

AREA B-2, 11A05
DID GO TO LMDR1
(LOC. 12N9)
Am 11/15/60 WSL:8-23-Bd R01



SCALE-		NAME	TITLE	DATE	TITLE
TOLERANCE		A. WILLIAMS	DRAFT		CPU-D MEMORY CONTROL LOGIC
XXX	± 0.05		CHK		
XX	± 0.02		ENGR		
X	± 0.01				
UNLESS OTHERWISE SPECIFIED					

INFORMATION...
PERKIN ELMER...
COMPUTER SYSTEMS...
THIS DOCUMENT IS UNCLASSIFIED...
DATE 10-12-83 BY 60322 UCBAW/BK

REVISIONS

DELETED 14-060 14J 04
FROM SPARES TABLE

11/11/77 14772 M 10-1-81 R01
DELETED 19-055 19M 08


FROM SPARE TABLE.

11/11/77 14772 M 10-1-81 R01 X

AREA B-D 740, ADDED
18J & 19H. IN SPARES
TABLE DELETED FOLLOW-
ING: 19-055 (19H-11),
19-235 (21C-6),
19-226 (18J-3), 19-057
(15K-4), 19-236 (14M-6)
ADDED B7 CROSS
REF. (AREA H-2) TO
ENXCVR0.

11/11/77 5090 M 8-23-82 R03 X

19-126	24M	6
19-063	23J	5/6
19-241	22H	5
19-165	22A	5/6
19-235	21K	3,6
19-235	21C	8,11
19-063	20E	5/6
19-059	19B	6
19-064	19E	5/6
19-057	18B	12
19-236	17A	6
19-036	16R	6,8,11
19-042	16R	12
19-064	16B	7,9
19-126	16A	6
19-057	15K	6,12
19-055	15F	6
19-063	15B	5/6
19-063	14F	5/6
19-057	14E	2,6
19-057	14D	12
19-055	13A	8
19-057	12H	4
19-236	12E	3
19-055	12A	3
19-057	11A	2
19-067	10B	4,6
19-234	09E	13
19-236	09C	11
19-236	09B	11
19-057	08D	2
19-055	05D	8,11
19-125	04R	6
19-069	04C	5/6
19-057	03B	6
19-241	01E	5
19-235	01B	3,6
19-057	01A	10,12




P/O DMA PROTOCOL LOGIC

THE SCHEMATIC IS THE PROPERTY OF PERKIN ELMER COMPUTER SYSTEMS DIVISION. IT IS NOT TO BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT. BE TWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISIONS


IN AREA N5 MSTOP0A WAS NOT CROSS REFERENCED TO R02		
10/11/77	19527	10/12/80 R01
ADDED 11K1 TO CLKIE & "FB0" AREAS N4 & N5.		
JUL 11/77	14772	M 10-15-81 R02
AREA J4 RES 19A WAS 330.0.		
MAY 11 1978 M 12-15-81 R03		
AREA B, C, D - B & 9, 16 D/D DID GO TO UMDR1. ADDED 21C & 19A.		
JUN 11/77	5096	M 8-23-82 R04



SCALE-	NAME	TITLE	DATE	TITLE CPU-D CLOCKS & STOPS
	D STINE	DRAFT		
		CHK		
		ENGR		
TOLERANCE: ALL 2.000 .1 1.00 .01 .50 .001 .25 UNLESS OTHERWISE SPECIFIED				DATE 03976 NO. 35-770 R0400 SHEET OF 9-20

REVISIONS


ADDED I1N1 TO "GGDIRI"
AREA D1
JUN 1971 4772 M 10/15/81/RO1
AREA A1 ADDED 19N08,
09#10, 13H04, 517H11
WERE CONNECTED
BY SIGNAL CENTER
W/CROSS REF 11E7.
[Stamp]



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION. AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME A. WILLIAMS	TITLE DRAFT	DATE 2-15-80	TITLE CPU-D CALCULATE ADDRESS LOGIC
TOLERANCE XXX ± .005 XX ± .02 X ± .03 ANGLES 2-15° UNLESS OTHERWISE SPECIFIED	CHK ENGR			
			TAB NO. 03976	SHEET OF 10-2
			REV NO. 35-770 R02D08	

REVISONS	
11	AREA A7 LAB 085 & 08T WERE NOT SPEC.
12	AREA K2: 19J01 WAS CCLRD DESTINATION 2LI. ADDED 14J
13	AREA N8 18B06 WAS CONNECTED TO 17H11 BY SIGNAL CNTED01 W/ CROSS REF 10A1. AREA N7 ADDED 10A1 TO CNTED01
14	AREA B7-B9, IC3 08S #08T WERE 21-099 F02, 10K.
15	




REVISIONS				
IN AREA B2 11F06 WAS SPEC'AS CONNECTED TO 13M01 AREA A5.				
14P	811	4527	10-29-80	RO1
AREA N-9, CROSS REF. ON 'LMDR1' WAS '7A2.				
14H	811	5090	MS	8-23-82, R02 X

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
	A.WILLIAMS	DES/DFT 3-4-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE SCHEMATIC CPU-D INSTRUCTION REG DEST. DECODE SOURCE DECODE	
TASK 03976	SHT
DWG 35-770 R02	DOB 12-20



NOTES

BRUNING 14-131 40579

REVISIONS




NOTES:
1. INSTALL JUMPER FROM A TO B IN ORDER TO INSURE A 350 NS MINIMUM WIDTH ON THE ADDRESS CONTROL LINE (ADRS0)

SCALE	NAME	TITLE	DATE
TOLERANCE	E. JOHNSON		
ALL			
DRAFT			
CHK			
ENGR			


TITLE	DATE
CPU-D	
I/O CONTROL AND DATA	
03976	
35-770	
208	13

REVISIONS			
IN AREA RS & RB 055 & 05T WERE NOT SPEC.			
03/87	4527	1/29/80	RO1
AREA'S N-6 L.N.B. IC'S 055 & 05T WERE 21-039 FOR 10K			
4/1/80	5090	10/23/82	RO2



STB	B	A	"B" MUX
0	0	0	IO
0	0	1	YDI
0	1	0	LENGTH
0	1	1	YSJ
1	X	X	HIZ

SCALE	NAME	TITLE	DATE	TITLE CPU-D
TOLERANCE: ±0.005 ±0.02 ±0.03 ±0.05 UNLESS OTHERWISE SPECIFIED	E. JOHNSON	DRAFT		"S" BUS BUFFERS "B" BUS DRIVERS "B" SOURCE DECODE
		CHK		TASK NO. 03976
		ENGR		SHEET OF 14
				NO. 35-770-002-100



REVISIONS				
RELABELLED RESISTORS AS FOLLOWS: 005, 035, 100T WERE 00T, 03T, 100S RESP				
HN	4717	R	07-13-81	RO1
01R07, 09 AND 02R07, 09 WERE CONNECTED TO ENKCVRD.				
JAH	91	5090	MS	8-23-82 RO2

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	1-14-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE CPU-D
EDMA5 DATA XCVRS
EDMAR ADDRESS 08-17

TASK 03976 SHT
DWG 35-770 RO2 DOB 15-20

NOTES

PRINTING 44131 40579



REVISIONS				
RELABELLED RESISTORS AS FOLLOWS: 005, 035, 007 WERE 007, 037 & 005 RESP				
HN	4717	R	07-13-81	ROI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	1-14-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE *CPU-D*
EDMAS DATA XCURS
EDMA ADDRESS 18-29

TASK 03976 SHT
DWG 35-770 ROI D08 16-20

NOTES

BRINING 44-131 40579



REVISIONS			
IN AREAS C7, F7, H7 & L7 "MDS" LINES WERE NOT CROSS REFERENCED TO ANY OTHER SHEET.			
REV.	DESCRIPTION	DATE	BY
1		10-29-80	ROI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. PUBLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	SCHEMATIC	
	CPU-D	
	EDMA MDR 0/15	
TASK	03976	SHT
DWG	35-770 ROI	DOB 17-20

NOTES

BRUNING 44-131-40579

REVISIONS			
IN AREAS C7 F7 H7 & L7 "MDS" LINES WERE NOT CROSS REFERENCED TO ANY OTHER SHEET.			
REV	DATE	BY	APP
1	4527	10-29-80	ROI



UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE SCHEMATIC CPU-D EDMA MDR 16-31	
TASK 03976	SHT
DWG 35-770 ROI	18-20

NOTES

BRUNING 44 131 40979




REVISIONS		
REV	INIT	DATE
01		3-2-76
AREA F, G-75		
LED4 WAS TO 'CCCO'		
LED3 WAS TO 'VCCO'		
LED1 WAS TO 'VCCO'		
LED2 WAS TO 'VCCO'		
PIN 05 OF 03A-10A WAS N.C.		
3071		3-2-76
RELEASED FOR PRODUCTION		
ENG. J. JAMES DATE 1-12-76		

BOARD AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL

BOARD	REV
35-612	001

THE INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED			
SCALE	NAME	TITLE	DATE
	P. EDWARDS	DRAFT	3-20-76
	J. JAMES	CHK	3-20-76
	J. JAMES	ENGR	3-20-76
	J. JAMES	SYST	3-20-76
	J. JAMES	APP	3-20-76

TITLE: FUNCTIONAL SCHEMATIC
8/32 TEST DISPLAY
3071
35-612 R01 D08 1-1



TEST POINT		
E4	PSU	SHT 16
E5	PSS	SHT 16

REVISIONS					
PRE PRODUCTION APPROVAL	INIT DATE				
	7/3/81				

SEE SHEET 16 FOR REVISION AREA A9, UPDATED REVISION RECORD AREA K9, FO1 & FO2 WERE R00

QPS	4499	M	10-8-80	R01
REVISED SHTS 2,3, AREA L,M-344, DELETED STRAPPING TABLES #13				
JAT	4707	R	6-9-81	R02
ADDED RES #137 TO TABLE OF SPARES, AREA K9. REVISED REV LEVEL OF PARTS LIST. REVISED SHTS 2,4,8,10,12,14.				
JAT	4793	MS	6-10-81	R03

STRAPPING INFORMATION					
STAKE	MEMORIC	SHT	STAKE	MEMORIC	SHT
E	-	2	B	-	2
E1	-	2	B1	CCO	2
E2	-	2	B2	GND	2
E3	-	2	C	-	2
C1	B2EFO	2			

RELEASED FOR PRODUCTION

ENG. DATE 1/1/81

REVISED SHTS	182
RR	4900

BACK PANEL MAP		TERM.	NO.
1	2		
GND	GND		43
	BSCLR0		42
PFSDO	RCLCO		41
			40
			39
			38
			37
			36
			35
			34
			33
			32
			31
			30
			29
			28
			27
			26
			25
			24
			23
			22
			21
			20
			19
			18
			17
			16
			15
			14
			13
			12
			11
			10
			09
			08
			07
			06
			05
			04
			03
			02
			01
			00

REF.	PC NO.	SPACE	OUTPUT
A37			
A35			
A46	19-240	08	35-764 FO1 R04
A48	19-128	08 11	35-764 FO2 R04
A44	19-088	18	35-764 FO3 R02
			35-764 FO4 R02

USED IN MANUAL 47-004

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL

CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC	
STM 2.0MB	
TASK 03979	SHT
DWG 35-764 ROAD08	1-16

REVISION	4	3	2	1
SHEET	1	2	3	4

PT. NO.	VARIATION
FO1	AS SHOWN, SHTS 1-16. FOR VARIATIONS SEE SHTS 2,3,8,10 THRU 15
FO2	AS SHOWN, SHTS 1-16, 2,3,8,10 THRU 15
FO3	AS SHOWN, SHTS 1-16. FOR VARIATIONS SEE SHTS 2,3,8 THRU 15
FO4	AS SHOWN, SHTS 1-16

REVISIONS				
ADDED NOTE 8. AREAS A1A, A19; REMOVED TABLES 1 & 2.				
ADDED A1A, A5; REMOVED REF'S TO TABLES 1 & 2.				
JAN 77 1 4707	2	6-9-81	1201	
AREA D4: STRAP WAS BETWEEN B1B2. ADDED CONN. BETWEEN TP-C & A25-12.				
JAN 77 1 4707	2	MS	6-10-81	EO2
AREA B3: M6 & 19, IC'S A62, A47 & A77 WERE 19-249 FAX. ADDED NOTE 9.				
KR 78 1	4900	2	12-3-81	EO3

UNLESS OTHERWISE SPECIFIED


SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 10°	
NAME	TITLE	DATE
S.TRIMARCH	DES / DFT	9-21-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE
STM 2.0 MB


TASK 03979	SHT
DWG 35-764 EO3	D08 2-16



- NOTES:
- INTERNAL REFRESH OPTION IS AVAILABLE ON P03 AND P04, AND IS ENABLED IN A SPECIAL APPLICATIONS ONLY TO ENABLE, CONNECT C-C1, DISCONNECT B-B2 AND CONNECT B-B1
 - SWITCHES ARE SHOWN IN POSITION DECODING MODULE 0.
 - UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED FROM P55
 - Ⓞ DENOTES INTERNAL CONNECTION ON IC'S
 - UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/8W, 5%.
 - FOR STRAPPING INFORMATION AT LOCATION A56 & A63 REFER TO APPROPRIATE MAINTENANCE MANUAL.
 - IC LOCATIONS SHOWN IN PARENTHESES REPRESENT ALTERNATE USE OF 19-249 FAX.

REV. 14-131 45279

A B C D E F G H J K L M N



REVISIONS

DELETED NOTE 2. AREA D7: DELETED REF TO NOTE 2
 R49, 56, 63, 70, 77, 84, 91, 98, 105, 112, 119, 126, 133,
 140, 147, 154 WERE 22. R
 JAT 8/1 4707 R 6-9-81 E01

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	9-20-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHEET INCLUDE THIS LEGEND.

TITLE
 STM 2.0 MB


TASK 03979 SHT
 DWG 35-764 R01 DOB 3-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED FROM PSS.

44-131 4079

A B C D E F G H J K L M N

REVISIONS			
AREA	BY	DATE	DESCRIPTION
4733	MIS	6-10-81	EDI



UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S. TRIMARCHI	DES/DFT	9-21-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764 EDI	D08 4-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED FROM P55
 2.

A B C D E F G H J K L M N



REVISIONS	


UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-17-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."
 OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0MB	
TASK 03979	SHT
DWG 35-764	DO8 5-16

NOTES 1. UNLESS OTHERWISE SPECIFIED:
 A) ALL LOGIC POWERED FROM P5
 B) ALL RES. ARE .822 1/8 W ± 5%



REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-19-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE
 STM 2.0 MB

TASK 03979	SHT
DWG 35-764	DO8 6-16

NOTES 1. UNLESS OTHERWISE SPECIFIED:
 A) ALL LOGIC IS POWERED FROM PS
 B) ALL RES ARE 82 Ω 1/8 W ± 5%.

DRAWING 44-131-0079



NOTES 1. UNLESS OTHERWISE SPECIFIED:
 A) ALL LOGIC IS POWERED BY P5
 B) ALL RES ARE 82Ω, 1/8 W ± 5 %

REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
S.TRIMARCHI	DES / DFT	8-19-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE
 STM 2.0 MB

TASK 03979 SHT
 DWG 35-764 DOB 7-16

BRUNING 44-131-4079



REVISIONS				
ADERS AZ1A6	REMOVED CROSS-REFS TO A25 (P&A)			
JAT 8/1	4733	MS	6-10-81	ROI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S.TRIMARCHI	DES / DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE
 STM 2.0 MB

TASK 03979
 DWG 35-764 ROI

SHT
 DOB 8-16

- NOTES
- PER FO1 VARIATION: AA000 THRU AB 338 ARE 19-274 (16K RAM)
 PER FO2 " " AA000 " AD 338 ARE 19-274 (16K RAM)
 PER FO3 " " AA000 " AB 338 ARE 19-281 (64K RAM)
 PER FO4 VARIATION: AA000 THRU AD 338 ARE 19-281 (64K RAM)
 - UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU
 - ALL RESISTORS ARE 1/8W ± 5%
 - RESISTOR MODULES ARE 2I-073, 332.

DRAWING 44131 45079



SEE NOTE 1 ON
PART NUMBER

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU

DRAWING 44-131-4079

REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE
STM 2.0 MB

TASK 03979	SHT
DWG 35-764	9-16

REVISIONS				
AREA	REV	DATE	BY	APP
AREA 12 (PAG. REMOVED REF'S TO A 25 (Pg 4))	01	4733 MS	6-10-81	BDI



UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005, X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0MB	
PT. NO.	VARIATION
F021 F04	AS SHOWN
F011 F03	AS SHOWN LESS PARTS MARKED WITH AN ASTERISK (*)
TASK 03979	SHT
DWG 35-764 RO1 DO8	10-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU 3. RESISTOR MODULES ARE 21-073, 33 Ω
2. ALL RESISTORS ARE V&W ± 5%

SEE NOTE 1 ON SHEET 8 FOR PART NUMBER

DRAWING 44-131-10579



SEE NOTE 1 ON SHEET B FOR PART NUMBER

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU.

REVISIONS


UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± °
NAME	TITLE	DATE
S. TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757.

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764	DOB 11-16

PT. NO.	VARIATION
FO2,FO4	AS SHOWN
FO1,FO3	AS SHOWN LESS PARTS MARKED WITH AN ASTERISK (*)



REVISIONS				
AREAS A24AG: REMOVED CROSS-REFS TO A37. (P4)				
JAT	41	4733	MS	6-10-81
				ROI

SHEET 13
C-C

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
	S.TRIMARCHI	DES /DFT 8-13-79
		SUPV
		CHK
		ENG
		MGR
		QC

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE
STM 2.0 MB

TASK 03979 SHT
DWG 35-764 ROI DOB 12-16

- NOTES
- UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU
 - ALL RESISTORS ARE 1/8 W, ± 5%
 - RESISTOR MODULES ARE 21-073, 33Ω.

SEE NOTE 1 SHEET 8 FOR PART NUMBER

BRUNING 44-131 4079



SHEET 12
C-C

SHEET 8 FOR
PART NUMBER

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU

REVISIONS


UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S. TRIMARCHI	DES/OFT	8-14-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."

OF THIS DATA SHALL INCLUDE THIS LEGEND.	
TITLE	
STM 2.0MB	
TASK 03979	SHT
DWG 35-764	DO8 13-16

REVISING 44-131-4079



REVISIONS				
ADERS	AZfAL	REMOVED CROSS REFS TO A37, B4		
JAT	87	4733	MS	6-10-81
				ROI

SHEET 15
D-D

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	STM 2.0 MB
TASK	03979
DWG	35-764 ROI
SHT	14-16

SEE NOTE 1 ON SHEET 8 FOR PART NUMBER

NOTES: 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU 3. RESISTOR MODULES ARE 21-073, 33Ω.
2. ALL RESISTORS ARE 1/8 W, ± 5%

PART NO	VARIATION
FO2, FO4	AS SHOWN
FO1, FO3	AS SHOWN LESS PARTS MARKED WITH AN ASTERISK (*)



SHEET 14
D-D

SEE NOTE 1 ON
SHEET 8 FOR
PART NUMBERS

REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.XX ± .02
	ANGLES ± 1°	
NAME	TITLE	DATE
S. TRIMARCHI	DES / DFT	8-14-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER

OF THIS DATA SHALL INCLUDE THIS LEGEND.



TITLE	STM 2.0 MB
TASK	03979
DWG	35-764
SHT	15 - 16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWER BY PSU

PT. NO.	VARIATION
F02 + F04	AS SHOWN
F01 + F03	AS SHOWN LESS PARTS MARKED WITH AN ASTERISK (*)

BRUNING 44131 40779

REVISIONS				
ADDED R178 AT G5				
SPS	DOB	4499	M	10-8-80 RO1



UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	9-28-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE
 STM 2.0MB


TASK 03979	SHT
DWG 35-764	RO1 DOB 16-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/4W, ±5%

BRUNING 44-131-40579

PERKIN ELMER

Computer Systems Division
Oceanport, N. J. 07757.



REV	DESCRIPTION	REV	DESCRIPTION
FO4	35-771 R09	FO4	W/O CACHE & W/O DC TO DC CONVERTER
OBSOLETE	FO3	35-771 R06	FO3 W/CACHE & DC TO DC CONVERTER
OBSOLETE	FO2	35-771 R07	FO2 W/O CACHE & W/O DC TO DC CONVERTER
OBSOLETE	FO1	35-771 R09	FO1 W/CACHE & W/O DC TO DC CONVERTER

#	MNEMONIC	SHT.
TP1	GND	5
TP2	DEE0	5
TP3	GND	12
TP4	TPA	12
TP5	MB1C	13
TP6	TPQ	13
TP7	GND	16
TP8	BYP1	16
TP9	TPS	5
TP10	GND	3
TP11	CLROB	7
TP12	GND	7

ROW	ROW	TERM. NO.	C. CON. N.
1	2		
GND	GND	43	
	BSCLE0	42	
PFS00	RLLC0	41	
		40	
		39	
		38	
MX011	MX021	37	
LMB381	LMB371	36	
LMB361	LMB351	35	
GND	GND	34	
GND	GND	33	
LMB341	LMB331	32	
LMB321	LMB311	31	
LMB301	LMB291	30	
LMB281	LMB271	29	
LMB261	LMB251	28	
LMB241	LMB231	27	
LMB221	LMB211	26	
LMB201	LMB191	25	
GND	GND	24	
GND	GND	23	
ED021	ED011	22	
GND	GND	21	
GND	GND	20	
GND	GND	19	
LMB181	LMB171	18	
LMB161	LMB151	17	
LMB141	LMB131	16	
LMB121	LMB111	15	
LMB101	LMB091	14	
LMB081	LMB071	13	
LMB061	LMB051	12	
LMB041	LMB031	11	
GND	GND	10	
GND	GND	09	
LMB021	LMB011	08	
LMB001		07	
MEAO20	MEAO30	06	
MEAO00	MEAO10	05	
MWA001	MWA011	04	
MCC0	MCC0	03	
MCA0	MCA0	02	
MPE0	MPE0	01	
GND	GND	00	

PRE. PROD. APPROVAL	DEV. PROD.	INIT	DATE
1/11 VARIATION TABLE FO4 WAS NOT SPEC. 35-771 WAS SPEC AS ROD. SHEETS 2, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18 WERE ROD. 1/11/80 4592 M V-5-80 R01 RELEASED FOR PRODUCTION ENG. DATE: _____ REVISED SHTS 1, 6, 12 VT 1/11/80 4597 MS 2-5-81 R02 REVISED SHTS 2, 7, 10, 11, 13, 14, 15, 16, 17, 18 JAY 1/11/80 4635 MS 6-8-81 R03 REVISED SHTS 1, 9, 13 & 18: JMA 1/11/80 4793 MS 7-21-81 R04 REV'D SHTS 1-3, 9, 13, 15-18: REV TABLE, 35-771 FO1, FO3 & FO4 WAS R03: 35-771 FO2 WAS R04: JMA 1/11/80 4769 MS 10-13-81 R05 REV TABLE 35-771 FO1, FO3 & FO4 WAS R05. 35-771 FO2 WAS R06. FO2 & FO3 HAVE BEEN MADE OBSOLETE. REVISED SHTS 1, 2, 9, 12, 14-18 JMA 1/11/80 4891 MS 11-6-81 R06 REVISE SHTS 1, 16 & 18 35-771 FO1, FO4 WERE R06. REV 1/11/80 4900 R 11-20-81 R07 REV'D SHTS 1, 2, 5, 6, 9, 10, 12, 13-16: 35-771 FO1 & FO4 WERE R07. 1/11/80 5089 MS 8-12-82 R08			


TERM. NO.	ROW	ROW
43	GND	GND
42		
41		
40		
39		
38		
37		
36		
35		
34	GND	GND
33	GND	GND
32		
31		
30		
29		
28		
27		
26		
25		
24	GND	GND
23	GND	GND
22		
21	DMARS0	MATRSR0
20	GND	GND
19	GND	GND
18	MDS300	MDS310
17	MDS280	MDS290
16	MDS260	MDS270
15	MDS240	MDS250
14	MDS220	MDS230
13	MDS200	MDS210
12	MDS180	MDS190
11	MDS160	MDS170
10	GND	GND
09	GND	GND
08	MDS140	MDS150
07	MDS120	MDS130
06		
05	MDS080	MDS090
04	MDS060	MDS070
03	MDS040	MDS050
02	MDS020	MDS030
01	MEAS000	MES010
00	GND	GND

REVISIONS	08	05	02	01	01	02	01	05	03	02	04	05	04	03	05	03	05	
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18

NOTE - SEE SHT 2 FOR TABLE OF SPARES.


BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REV LEVEL.

SCALE -	E. GREENSTEIN	TEST	11-14-80	TITLE	SCHEMATIC
DESIGNED BY	B. GRAY	DRAFT	11-18-80	LOCAL	BANK
CHECKED BY	R. CROO	CHK	11-18-80	CONTROLLER	
APPROVED BY	S. AGEANAL	ENGR	11-18-80		
DATE	11-18-80	QC	11-18-80	03976	
PROJECT	R. BAERER	MGR	11-14-80	35-771 R08000	1-18
	D. FRANKENBERGER				



REVISIONS		
IN TABLE OF SPARES DELETED OGR11 AND 20H-03. ADDED 17A, 19-236, 08 & 11, 22D-12 & 19M10		
11-5-80	ED1	
SPACE GATE CHART REMOVED		
FAM13 ADDED 22D08, 12B04		
JAT 12E35MS 10-1-81 ED2		
IN SPARE GATE CHART, ADDED 14D, DELETED 18A, 19-234, SPARE 13:		
JAN 77	MS 10-13-81	RO3
ADDED OGM TO SPARE GATE TABLE		
JUL 81	MS 11-6-81	RO4
DELETED OSA, 19-063, OUTPUT 09 FROM SPARES TABLE.		
APR 82	MS 8-19-82	RO5

OUTPUT DATA REGISTER



REF. DES.	PART NUMBER	SPARE OUTPUTS	REF. DESIGN.	PART NUMBER	SPARE OUTPUTS
19H	19-058	08, 12			
17F	19-126	08			
16E	19-055	11			
15C	19-131	07, 06, 10, 11, 15			
01F	19-241	06			
19M	19-234	10			
07C	19-236	08			
06C	19-235	03, 08, 11			
05H	19-234	04, 10, 13			
05F	19-234	13			
12R	19-163	06, 08 & 11			
10A	19-163	03, 08			
23D	19-154	08, 10, 12			
05E	19-127	11			
13H	19-126	06			
13C	19-126	08			
14D	19-234	04, 10, 13			
25F	19-124	03, 06			
09R	19-125	08, 11			
09B	19-057	04			
25H	19-059	12			
19A	19-059	12			
22F	19-058	06, 12			
22D	19-057	08, 06, 10, 12			
20B	19-057	06, 10, 12			
20A	19-057	06			
12B	19-057	04			
03F	19-057	04, 10 & 12			
17A	19-236	08, 11			
06M	19-235	08, 11			
10A	19-163	11			
09A	19-160	11			

INPUT DATA REGISTER

INPUT OUTPUT DATA REGISTER


SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE	B. GRAY	DRAFT		LBC
XXX 0.005		CHK		
XX 0.02		ENGR		
X 0.1				
ANGLE 3:1				
UNLESS OTHERWISE SPECIFIED				

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REF. DES.	PART NUMBER	SPARE OUTPUTS
23M	19-055	06
05M	19-234	04, 10, 13
20H	19-055	06

36-771R05D08 2-18

REVISIONS	
AREA K9: REMOVED CROSS REF	
Z18 FROM Z802	
MAT 111 4635 MS 6-8-81 BCI	
AREA H-7, ADDED NEW IC	
14D: 23F05 DID GO TO	
15E1: 15L2	
JAN 11 14767 MS 10-13-81 ROL	












NOTES:
1. STRAP 215-5 (TP10) TO 216-5 (TP9) FOR 4MB SYSTEM.
FOR SYSTEMS LARGER THAN 4MB, REMOVE THE STRAP.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .01 X ± .03 UNLESS OTHERWISE SPECIFIED	B. GRAY	DRAFT	1-11-80	SCHEMATIC
	CHK			LBC
	ENGR			

TAB 03976 SHEET OF 3-18

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISIONS




DRAWING 44-131-2453B

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

PARITY GENERATOR

SCALE	NAME	TITLE	DATE	TITLE: SCHEMATIC
		DRAFT		LBC
		CHK		
		ENGR		
TEST NO. 03976			SHEET OF 4-18	
PART NO. 35-771			D08	

REVISIONS	
AREA L-3, 06J10 WAS 06J01 IN ERROR. CHG'D PER MIDZ.	
44/AV/5089/MS/8-18-82/FOI	1



NOTES:
1. TO DISABLE ERROR CORRECTION
CONNECT 224-5 TO 223-5.

**MEMORY ERROR AND
PARITY GENERATOR**

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


SCALE	NAME	DATE	TITLE
			MEMORY ERROR AND PARITY GENERATOR
			LEC

35-77160/008 5-18

BRUNING 44-231 24538

REVISIONS

AREA N-2, OIE 19, "AAG"
WAS "AGL" IN ERROR.
CHG'D PER M102
1/18/67 5089 ms 8-10-82 R01



INFORMATION DISCLOSED HEREIN IS THE PROP-
ERTY OF THE PERKIN-ELMER CORPORATION,
COMPUTER SYSTEMS DIVISION, AND SHALL NOT
BE DISCLOSED OR USED FOR ANY OTHER PURPOSES
EXCEPT AS SPECIFIED BY CONTRACT BE-
TWEEN THE RECIPIENT AND THE PERKIN-ELMER
CORPORATION. DUPLICATION OF ANY PORTION
OF THIS DATA SHALL INCLUDE THIS LEGEND

SCALE	NAME	TITLE	DATE
		DRAFT	
		CHK	
		ENGR	
TITLE: SCHEMATIC			
LBC			
PART 03976			
REV 35-771R01D08			SHEET OF 6-18

DRAWING 44-231 24258





REVISIONS

IN AREA R3 UCEO WAS
SPEC'ED AS CROSS REFERENCED
TO 9A9, 12A1, 15A2. IN AREA
R4 GATE OGR & RESISTOR
DOOR WERE NOT SPEC.

JAT 11/15/62 V-4-80 1001

IC OGR AREA K8: PIN 9 WAS
TO 3K9, A9A. PIN 10 WAS TO
KAS BELI

JAT 11/16/65 MS 6-B-81 1002



NOTES:
1. FOR CUSTOMER SERVICE ONLY:
TO TURN OFF UCE/NPM AND MODULE I.D. LAMPS;
CONNECT TP11 TO TP12 MOMENTARILY. DO NOT STRAP.
MAKE SURE TO REMOVE THE JUMPER.

PARITY CORRECTOR & UNCORRECTABLE ERROR






SCALE	NAME	TITLE	DATE
	B. GRAY	DRAFT	
		CHK	
		ENGR	

TITLE: SCHEMATIC
LBC
03976
35-771 202 008
7 - 18

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OR REPRODUCTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

REVISIONS


125, 127, 145, 147, 175 & 177
WERE 21-090F03, 330 & 470
BY [initials] 4542 M 11-4-80 R01



LMB BUS
DRIVERS AND RECEIVERS

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE SCHEMATIC
	P MARCUS	DRAFT		LBC
		CHK		
		ENGR		
<small> TOLERANCE DIM 0.00 ANG 0.02 UNLESS OTHERWISE SPECIFIED </small>				<small> 05976 35-771 R01 D08 </small>




REVISIONS

IN AREA A8 07M11 WAS TO LD6P1 LOC. HMB. ADDED 17A			
1	1/4-80	LD1	
AREA A4: ADDED 7J8 TO K 21M PIN 06			
JAN 81	1/4-80	MS16-8-81	RD2
AREA N3, DELETED 09M (1K RES.), BETWEEN 06R03 & P5,			
JAN 81	5/89	MS18-18-82	RD3

NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE PERKIN-ELMER CORPORATION. REPRODUCTION OF THIS DATA SHEET INCLUDES THIS LEGEND.

REVISIONS	
IN NOTE 1 FOR VARIATION WAS NOT SPEC.	
1311	4542 11-5-80 R01
AREAS K1-K8: ADDED 4 (02R) 19-056 RESISTOR PACKAGES. ADDED	
NOTE 2	
JAT	07114635 WIS 6-9-81 R02




NOTE 1. DEPOPULATE COMPONENTS MARKED WITH AN ASTERISK FOR FO2 & FO4 VARIATION.
 2. DEPOPULATE COMPONENTS MARKED WITH A TRIANGLE (Δ) FOR FO1 & FO3 VARIATIONS.

CACHE & CACHE PARITY

SCALE-	NAME	TITLE	DATE	TITLE
1:1	B GRAY/D STINE	DRAFT		LBC
		CHK		
		ENGR		

TAX NO	03976	SHEET OF	11-18
DEF NO	35-771R2D08		

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.




REVISIONS	
IN NOTE 2 FOR VARIATION WAS NOT SPEC.	
13F/11/1542	V1-5-80 ED1
AREA D2, REMOVED ASTERISK FROM 21D	
VT/11/1597	MS 2-5-81 R02
AREA N4: ADDED "MISB1" AND REF 15AB TO 18F09	
ADDED "MISA1" & REF 15AB TO 18F10: ADDED "MISS1" & REF 15A7 TO 18F81	
CACHE	11/11-5-81 R03
VALIDATOR PER M10Z	
AREA R-6, DELETED "15A9" FROM M131.	
4H/11/1508	MS 8-18-82 R04

NOTES:
1. REMOVE JUMPER 221-5 TO 222-5 TO FORCE CACHE MISSES.
2. DEPOPULATE IC'S MARKED WITH AN ASTERISK FOR F02 & F04 VARIATION.

TITLE SCHEMATIC			
SCALE--	NAME	TITLE	DATE
		DRAFT	
		CHK	
		ISSUE	
LBC			03976
			771 R04

REVISIONS

IN AREA C2 REMOVED P5 CONNECTION FROM 19A.			
IN NOTE 2 FOR VARIATION WAS, NOT SPEC.			
JAN 1971	4592	11-5-80	R01
AREA A5: REMOVED 12B 03104			
AREA G8: CROSS REF B5 WAS AS			
JAN 1971	4635	MS 6-9-81	R02
AREA F6-9: ADDED 05M & 06M: AREA H-3: ADDED CROSS REF C9 TO SCLROB: AREA H9: 15B02403 WAS TO DPR1 K2			
JAN 1971	4743	MS 7-21-81	R03
AREA F-3: CHG'D MNEM. ON 05M02 FROM BMVFO TO NYM02: AREA R5: ADDED CROSS REF. 3M3 TO 11A11:			
JAN 1971	4769	MS 10-13-81	R04
ADDED CROSS REF. AREA R-8: TO MB1B (16G3).			
JAN 1971	5089	MS 8-19-82	R05



NOTE:
 1. ALL IC ON THIS SHEET ARE PSU UNLESS NOTED OTHERWISE
 2. DEPOPULATE COMPONENTS IN THE DOTTED BOX FOR FDI & F04 VARIATION.

REFRESH & CONTROL

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE RES 1 000 CAP 1 000 IND 1 000 RES 1 000 UNLESS OTHERWISE SPECIFIED	B. GRAY	DRAFT		LBC
		CHK		
		ENGR		

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


REVISIONS

IN AREA M6 "LDGPI" WAS SPEC' AS GOING TO 10B8. IN AREA M5 "FNPMD" WAS SPEC' AS GOING TO 7M4 ONLY

JUN 67 14542 V14-B0 R01
AREA J4: FROM 25H06 DEL 7/8
AREA D1: TO 19F06 ADDED DEST1
AREA C8: IC 19M WAS 22D
JAN 67 14635 M5 G-9-59 1822
AREA M3: 08C04 WAS CONN. TO 18K13

JULY 67 14991 M5 11-5-81 R03
AREA R-5: 25R09 (FNPM1) DID GO TO 9M7 IN ERROR. CHG'D PER M102.

JAN 68 15009 M5 B-18-B2 R04




COMMAND DECODE AND CONTROL

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE 100 ± 0.05 10 ± 0.02 5 ± 0.01 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED		DRAFT		SCHEMATIC LBC
		CHK		
		ENGR		
TASK NO. 03976				SHEET OF 14-18
DWG NO. 35-771R04-008				

REVISIONS	
AREA L-2, DELETED 347 FROM ME1; ADDED 347 TO ME1; AREA F-3, 19C 13 DID GO TO 20D05:	
10/17/71 4769 MB 10-13-81 R01	
AREA A7-A9: ADDED GATE 06M; 18F02 WAS "MIS1" REF 12N5; PIN 12 WAS "BYPI" REF 16K6; PIN 13 WAS CONN. TO PIN 12; 14J02 WAS "TA061" REF 16D1. AREA NT: "DUA0A" WAS "DUA0B", DELETED REF 117-0 4 ADDED 9XB. AREA H8; 1C 18M WAS A 19-082, 4 DELETED RESISTOR (470) 18K63-67 WHERE 18K63 WAS CONN. TO 18M0B.	
10/17/71 4891 MB 11-6-81 R02	
AREA J-7, DELETED "19N4" FROM SCLKIA:	
10/17/71 5089 MB 8-18-82 R03	



CONTROL

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE
TOLERANCE XX 0.005 X 0.02 1 0.1 1/2 0.5 1/4 1.0 1/16 1.5 UNLESS OTHERWISE SPECIFIED	B. GRAY	DRAFT	
		CHK	
		ENGR	
TITLE SCHEMATIC			
LBC			
35-771R03D08		SHEET OF 15-10	

REVISIONS


IN AREA D4 17A WAS NOT SPEC. 13A-12 WAS SPEC AS TA061. IN AREA D1 ON TBO21 CROSS REF 10A8 WAS NOT SPEC. IN AREA F4 ON TBO80 CROSS REF 10A8 WAS NOT SPEC. IN AREA A6 "TA061A" WAS SPEC AS "TA061"

JAN 77 4542 U-F-80 R01
AREA H-3; ADDED CROSS REF 5H7 TO TB191:
JAN 77 4764 MS 10-13-81 R02

AREA R3 "DUA0A" WAS "DUA0". AREA DB; ADDED REF 15A9 TO "TA091".
AREA K6; REF 15A7 WAS 15A9.
AREA R4; DELETED REF 9K8 TO "ERR". AREA R5; 1BJ07 WAS NC.
JUN 77 4891 M2 11-6-81 R03

AREA D2, F2, D6 & F6, IC'S 17B, 18B, 13A & 13B WERE 19-249 F02. ADDED NOTE 2.
SEP 77 4900 R11-30-81 R04

AREA K3, ADDED "OSA".
18D OR DID GO TO PRF W1 & 18D05 & 17D10
JAN 77 5089 MS 8-18-82 R05



- NOTES:
1. REMOVE STRAP FROM 217-S (TP8) TO 218-S (TP7) TO BYPASS CACHE.
 2. IC PIN NUMBERS SHOWN IN PARENTHESIS REPRESENT ALTERNATE USE OF 19-249 F02.

TIMER & CONTROL

SCALE--	NAME	TITLE	DATE	TITLE SCHEMATIC
	B. GRAY	DRAFT		LBC
		CHK		
		ENGR		

35-771 R0508 16-18

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISIONS table with columns: PRE PRODUCTION APPROVAL, INIT DEV, DATE, TERM. NO., C. CON. N., and a list of revisions.

TEST POINTS table with columns: #, MNEMONIC, SHT., and a list of test points.


TEST POINTS (CONT) table with columns: #, MNEMONIC, SHT., and a list of test points.

BACK PANEL MAP table with columns: TERM. NO., ROW 1, ROW 2, and a list of terminal points.

FUNCTIONAL VARIATION TABLE with columns: FOZ, FO1, and descriptions of cache variations.

REVISIONS table with columns: SHEET, REVISIONS, and a list of revisions.


NOTE - SEE SHT 2 FOR TABLE OF SPARES and BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REV LEVEL.



BACK PANEL MAP table with columns: C. CON. N., TERM. NO., ROW 1, ROW 2, and a list of terminal points.

COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

Scale, E GREENSTEIN, TEST, DRAFT, 12-10-80, TITLE SCHEMATIC LOCAL BANK CONTROLLER (SMB CAPABILITY), SHEET OF 1-18.



REVISIONS				
AREA M9, IC 17 F08 WAS NOT SPECIFIED. IN AREA H9 MNEMONIC OF 23F-05 WAS ME1				
Q5	W?	4763	8-18-81	RO1


NOTES 1. STRAP 215-5 (TP10) TO 216-5 (TP9) FOR BMB SYSTEM. FOR SYSTEMS LARGER THAN BMB, REMOVE THE STRAP.

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC	
LBC (8MB CAPABILITY)	
DRAFTER	Q STINE
DATE	TASK 03/83
12-13-80	DWG 35-806 RO1
SHT	3 - 18

REVISIONS



PARITY GENERATOR


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
	OSTINE	DRAFT		SCHEMATIC
		CHK		LBC (8MB CAPABILITY)
		ENGR		

NOV 15 1963
 34-806 DOB 4-18

DRAWING 44-231-24338

REVISIONS




NOTES:
 1. TO DISABLE ERROR CORRECTION
 CONNECT 224-5 TO 223-5.

**MEMORY ERROR AND
 PARITY GENERATOR**

PERKIN-ELMER CORPORATION
 COMPUTER SYSTEMS DIVISION, AND SHALL NOT
 BE DISCLOSED OR USED FOR ANY OTHER PUR-
 POSES EXCEPT AS SPECIFIED BY CONTRACT BE-
 TWEEN THE RECIPIENT AND THE PERKIN-ELMER
 CORPORATION. DUPLICATION OF ANY PORTION
 OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE -	DATE	TITLE: SCHEMATIC
	CHK	LBC (8MB CAPABILITY)
	ENGR	
		03183
		35 806
		D08
		5-18



DATA LATCH

DATA LATCH

REVISIONS

Table of revisions:

1Q	02 D000	H1, 8E5, 11J7, 15G5, 2B9
2Q	05 D010	H2, 4A1, 5A2, 8E6, 11J7, 2B9
3Q	06 D020	H2, 15N4, 8E7, 11J7, 2B9
4Q	07 D030	H3, 4A5, 5A1, 8E7, 11J7, 2C9
5Q	12 D040	H3, 4A2, 8A6, 11J7, 2C9
6Q	15 D050	H4, 4A2, 8E6, 11J7, 2C9
7Q	16 D060	H4, 4A2, 8E7, 11J7, 2D9
8Q	19 D070	H5, 4G6, 8E7, 11J7, 2D9

Table of data bus outputs:


1Q	02 D240	A6, 4A3, 5A5, 9E5, 10H2, 11J1, 2K9
2Q	05 D250	A6, 4A8, 5A5, 9E6, 10L2, 11J1, 2K9
3Q	06 D260	A7, 4G3, 5A7, 9E6, 10H2, 11J1, 2K9
4Q	09 D270	A7, 4G7, 5A7, 9E7, 10L2, 11J1, 2K9
5Q	12 D280	A8, 5A4, 9E5, 10H2, 11J1, 2K9
6Q	15 D290	A8, 4A3, 5A8, 9E6, 10L3, 11J1, 2K9
7Q	16 D300	A9, 4A3, 5A8, 9E6, 10H2, 11J1, 2K9
8Q	19 D310	A9, 4G4, 5A4, 9E7, 10L3, 11J1, 2K9

Table of data bus outputs:

1Q	02 D080	H6, 4A4, 5A1, 8K5, 11J5, 2E9
2Q	05 D090	H6, 4A6, 5A2, 8K6, 11J5, 2E9
3Q	06 D100	H6, 4G3, 5A2, 8K6, 11J5, 2E9
4Q	09 D110	H7, 4G6, 5A3, 8K6, 11J5, 2E9
5Q	12 D120	H8, 4A6, 5A6, 8K6, 11J5, 2F9
6Q	15 D130	H8, 4A3, 5A6, 8K6, 11J5, 2F9
7Q	16 D140	H9, 4A7, 5A6, 8K6, 11J5, 2F9
8Q	19 D150	H9, 4G3, 5A7, 8K7, 11J5, 2F9

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE: SCHEMATIC LBC (8MB CAPABILITY)	
TOLERANCE:					
PARTS LIST				REV. 03183	SHEET OF 18
UNLESS OTHERWISE SPECIFIED				REV. 35-806	D08 6-18



NOTES:
1. FOR CUSTOMER SERVICE ONLY:
TO TURN OFF UCE/NPM AND MODULE I.D. LAMPS;
CONNECT TP11 TO TP12 MOMENTARILY. DO NOT STRAP.
MAKE SURE TO REMOVE THE JUMPER.

COMPUTER SYSTEMS DIVISION AND SHALL NOT
BE DISCLOSED OR USED FOR ANY OTHER
PURPOSES EXCEPT AS SPECIFIED BY CONTRACT.
BETWEEN THE RECIPIENT AND THE PERKIN ELMER
CORPORATION. DUPLICATION OF ANY PORTION
OF THIS DATA IS PROHIBITED. INCLUDE THIS LEGEND.


PARITY CORRECTOR & UNCORRECTABLE ERROR

SCALE	NAME	TITLE	DATE
		DRAFT	
		CHK	
		ENGR	

TITLE: SCHEMATIC
LBC (8MB CAPABILITY)

REV: 03103
REV: 35-806
SHEET OF 7-18


REVISIONS



LMB BUS
DRIVERS AND RECEIVERS

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHEET IS PROHIBITED.

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE: RES 2 .005 CAP 2 .02 WELDS 2 .10 UNLESS OTHERWISE SPECIFIED		DRAFT		LBC (8MB CAPABILITY)
		CHK		TAX NO. 03183
		ENGR		REV NO. 35-806 D08
				SHEET OF 8-18



REVISIONS			
AREA L9 RES. OOK WAS 09M W/ PIN 16 TO P5 (PIN 04 TO NUM0, VALUE 1K			
RES U/P	4763	8-18-81	RO1
AREA K9, EXTENSIVE CHANGES MADE TO IC 15M, FOR PREVIOUS REV LEVEL SEE RO1 MICRO-FILM COPY.			
KR	4709	MS	1-15-82 E02

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC	
LBC (8MB CAPABILITY)	
DRAFTER	SHT
QSTINE	9 - 18
DATE	TASK 03183
12-11-80	DWG 35-806 R02
DOB	

NOTES

DRAWING 44-131 40579-2


REVISIONS			
AREA N-5, DELETED 1K RESISTOR 09M BETWEEN 06R03 & R5.			
JAH	8/1	5089	MS 8-19-82 R01

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"ALL INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."





TITLE SCHEMATIC
LBC (8MB CAPABILITY)

DRAFTER	DATE	TASK 03183	SHT
DSTINE	12-15-80	DWG 35-806 R01	D08 10-18



NOTES

REVISIONS




NOTE 1. DEPOPULATE COMPONENTS MARKED WITH AN ASTERISK FOR FOR VARIATION.

CACHE & CACHE PARITY

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE -		DRAFT		LBC (BMB CAPABILITY)
1% ± 0.00		CHK		
10% ± 0.02		ENCR		
± 0.05				
ANGLE - 10				
JULIEN J. JEROME				
35-806				

INFORMATION ENCLOSED HEREIN IS THE PROPERTY OF PERKIN-ELMER CORPORATION AND SHALL NOT BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF PERKIN-ELMER CORPORATION. REPRODUCTION OF ANY PORTION OF THIS DATA SHALL VIOLATE THIS LICENSE.



REVISIONS
AREA N6, ADDED MISB1 5MISA1 W/CROSS REF 15A8 TO 18F09 & 18F10. AREA N6, ADDED MISS1 W/CROSS REF 15A7 TO 18F81.
REV 11/ 4909 145 1-15-82E01X


NOTES:
1. REMOVE JUMPER 221-5 TO 222-5 TO FORCE CACHE MISSES.
2. DEPOPULATE IC'S MARKED WITH AN ASTERISK FOR F02 VARIATION.

TITLE SCHEMATIC			
SCALE	NAME	TITLE	DATE
1:1		DRAFT	
		CHK	
		ENGR	

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKINELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKINELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISIONS


1	IN AREA F9 F G 9 ZCS 01M01
2	606 COB WERE NOT SPECIFIED
3	ADDED CROSS REF 16H4 TO MB1B (AREA R-B)
4	5089 MS 8-20-82 R02



NOTE: 1 ALL IC ON THIS SHEET ARE PSU UNLESS NOTED OTHERWISE.
 2 THIS STRAP MUST BE IN PLACE. IT IS REMOVED FOR TESTING PURPOSES ONLY.

REFRESH & CONTROL

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE		DRAFT		LBC (8MB CAPABILITY)
REF		CHK		
1		ENGR		
ANDES				
UNLESS OTHERWISE SPECIFIED				
03183				
35-806R02 D08				
13-18				



REVISIONS	
AREA D1, F1, D6446 IC'S	
17B, 18B, 13A & 13B WERE	
19-249 F02, ADDED NOTE	
2	
19-249 F02, ADDED NOTE	
2	
19-249 F02, ADDED NOTE	
2	
19-249 F02, ADDED NOTE	
2	
19-249 F02, ADDED NOTE	
2	
19-249 F02, ADDED NOTE	
2	

- NOTES:
1. REMOVE STRAP FROM 217-5 (TP8) TO 218-6 (TP7) TO BYPASS CACHE.
2. IC LOCATIONS SHOW IN PARENTHESIS REPRESENT ALTERNATE USE OF 19-249 F02.

TIMER & CONTROL



SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE		DRAFT		LBC
AAA 2.005		CHK		
AAA 2.22		ENGR		
AAA 2.00				
AAA 2.10				
AAA 2.05				
AAA 2.08				
AAA 2.03				
AAA 2.06				
AAA 2.04				
AAA 2.07				
AAA 2.01				
AAA 2.09				
AAA 2.02				
AAA 2.11				
AAA 2.12				
AAA 2.13				
AAA 2.14				
AAA 2.15				
AAA 2.16				
AAA 2.17				
AAA 2.18				
AAA 2.19				
AAA 2.20				
AAA 2.21				
AAA 2.22				
AAA 2.23				
AAA 2.24				
AAA 2.25				
AAA 2.26				
AAA 2.27				
AAA 2.28				
AAA 2.29				
AAA 2.30				
AAA 2.31				
AAA 2.32				
AAA 2.33				
AAA 2.34				
AAA 2.35				
AAA 2.36				
AAA 2.37				
AAA 2.38				
AAA 2.39				
AAA 2.40				
AAA 2.41				
AAA 2.42				
AAA 2.43				
AAA 2.44				
AAA 2.45				
AAA 2.46				
AAA 2.47				
AAA 2.48				
AAA 2.49				
AAA 2.50				
AAA 2.51				
AAA 2.52				
AAA 2.53				
AAA 2.54				
AAA 2.55				
AAA 2.56				
AAA 2.57				
AAA 2.58				
AAA 2.59				
AAA 2.60				
AAA 2.61				
AAA 2.62				
AAA 2.63				
AAA 2.64				
AAA 2.65				
AAA 2.66				
AAA 2.67				
AAA 2.68				
AAA 2.69				
AAA 2.70				
AAA 2.71				
AAA 2.72				
AAA 2.73				
AAA 2.74				
AAA 2.75				
AAA 2.76				
AAA 2.77				
AAA 2.78				
AAA 2.79				
AAA 2.80				
AAA 2.81				
AAA 2.82				
AAA 2.83				
AAA 2.84				
AAA 2.85				
AAA 2.86				
AAA 2.87				
AAA 2.88				
AAA 2.89				
AAA 2.90				
AAA 2.91				
AAA 2.92				
AAA 2.93				
AAA 2.94				
AAA 2.95				
AAA 2.96				
AAA 2.97				
AAA 2.98				
AAA 2.99				
AAA 3.00				

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION IN ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

CROSS REFERENCE NET#, MNEMONIC, SHEET #

NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.	NET#	MNEMONIC	SH.
0745	16E03	16	0807	GND16J		0869	09B04	15	0931		0993		1055		1117		1179		1241		1303		1365		1427	
0746	14B11	16	0808	GND20D		0870	06C03	15	0932		0994		1056		1118		1180		1242		1304		1366		1428	
0747	14B08	16	0809	GND08A		0871	07D03	7	0933		0995		1057		1119		1181		1243		1305		1367		1429	
0748	19B08	16	0810	13C06	2	0872	07D06	7	0934		0996		1058		1120		1182		1244		1306		1368		1430	
0749	18A10	16	0811	GND10C		0873	07D08	7	0935		0997		1059		1121		1183		1245		1307		1369		1431	
0750	12C08	16	0812	06R08	7	0874	07D11	7	0936		0998		1060		1122		1184		1246		1308		1370		1432	
0751	12C06	16	0813	04J11	7	0875			0937		0999		1061		1123		1185		1247		1309		1371		1433	
0752	21F06	16	0814	TB021A	15	0876	MERRI	3	0938		1000		1062		1124		1186		1248		1310		1372		1434	
0753	23M11	16	0815	42X13	13	0877	OIMOI	13	0939		1001		1063		1125		1187		1249		1311		1373		1435	
0754	18K71	16	0816	52X19	13	0878	06C08	13	0940		1002		1064		1126		1188		1250		1312		1374		1436	
0756	16B08	16	0817			0879	EWEO	15	0941		1003		1065		1127		1189		1251		1313		1375		1437	
0756	19M01	16	0818	MATRSR0	3	0880	18A13	15	0942		1004		1066		1128		1190		1252		1314		1376		1438	
0757	18D08	16	0819	MATRSR0	3	0881	PSU06C	9	0943		1005		1067		1129		1191		1253		1315		1377		1439	
0758	PSU09A		0820	DMARS0	3	0882	3AAND	16	0944		1006		1068		1130		1192		1254		1316		1378		1440	
0759			0821	RDSR0	9	0883	13BAND	16	0945		1007		1069		1131		1193		1255		1317		1379		1441	
0760	PSU07B		0822	CLK0E	9	0884	17BAND	16	0946		1008		1070		1132		1194		1256		1318		1380		1442	
0761	PSU05A		0823	07C11	12	0885	18BAND	16	0947		1009		1071		1133		1195		1257		1319		1381		1443	
0762			0824	UCECLRO	14	0886	DUA0A	15	0948		1010		1072		1134		1196		1258		1320		1382		1444	
0763	GND20R		0825	NCARI	13	0887	BPM51	15	0949		1011		1073		1135		1197		1259		1321		1383		1445	
0764	GND19R		0826	07C06	13	0888	EAI	9	0950		1012		1074		1136		1198		1260		1322		1384		1446	
0765	GND23F		0827	08C01	13	0889	GND05A	16	0951		1013		1075		1137		1199		1261		1323		1385		1447	
0766	GND07K		0828	08A08	13	0890	05A09	16	0952		1014		1076		1138		1200		1262		1324		1386		1448	
0767	GND08K		0829			0891			0953		1015		1077		1139		1201		1263		1325		1387		1449	
0768	GND09K		0830	19F06	13	0892			0954		1016		1078		1140		1202		1264		1326		1388		1450	
0769	GND10K		0831		14	0893			0955		1017		1079		1141		1203		1265		1327		1389		1451	
0770	GND11K		0832	CCAE1	13	0894			0956		1018		1080		1142		1204		1266		1328		1390		1452	
0771	GND12K		0833	TAD61A	14	0895			0957		1019		1081		1143		1205		1267		1329		1391		1453	
0772	GND13K		0834	07M11	10	0896			0958		1020		1082		1144		1206		1268		1330		1392		1454	
0773	GND06D		0835			0897			0959		1021		1083		1145		1207		1269		1331		1393		1455	
0774	GND21R		0836	GND09C	3	0898			0960		1022		1084		1146		1208		1270		1332		1394		1456	
0775	GND07M		0837	ERLAI	3	0899			0961		1023		1085		1147		1209		1271		1333		1395		1457	
0776	GND15F		0838	BA090	3	0900			0962		1024		1086		1148		1210		1272		1334		1396		1458	
0777	GND16F		0839	BA091	3	0901			0963		1025		1087		1149		1211		1273		1335		1397		1459	
0778	GND05K		0840	GND14D	3	0902			0964		1026		1088		1150		1212		1274		1336		1398		1460	
0779	GND21K		0841	09C07	3	0903			0965		1027		1089		1151		1213		1275		1337		1399		1461	
0780	GND22K		0842	MX011	3	0904			0966		1028		1090		1152		1214		1276		1338		1400		1462	
0781	GND24K		0843	15H08	10	0905			0967		1029		1091		1153		1215		1277		1339		1401		1463	
0782	GND06J		0844	13H06	10	0906			0968		1030		1092		1154		1216		1278		1340		1402		1464	
0783	GND17J		0845	RELAI	10	0907			0969		1031		1093		1155		1217		1279		1341		1403		1465	
0784	GND18J		0846	02K06	10	0908			0970		1032		1094		1156		1218		1280		1342		1404		1466	
0785	GND01H		0847	06M01	10	0909			0971		1033		1095		1157		1219		1281		1343		1405		1467	
0786	GND12H		0848	06M13	10	0910			0972		1034		1096		1158		1220		1282		1344		1406		1468	
0787	GND18D		0849	06M04	10	0911			0973		1035		1097		1159		1221		1283		1345		1407		1469	
0788	GND17D		0850	06M10	10	0912			0974		1036		1098		1160		1222		1284		1346		1408		1470	
0789	GND16B		0851	GND05M	10	0913			0975		1037		1099		1161		1223		1285		1347		1409		1471	
0790	GND12A		0852	05M09	10	0914			0976		1038		1100		1162		1224		1286		1348		1410		1472	
0791	GND16D		0853	02K12	10	0915			0977		1039		1101		1163		1225		1287		1349		1411		1473	
0792	GND13D		0854	02K08	10	0916			0978		1040		1102		1164		1226		1288		1350		1412		1474	
0793	GND22A		0855	GND02M	10	0917			0979		1041		1103		1165		1227		1289		1351		1413		1475	
0794	GND22B		0856	02M05	10	0918			0980		1042		1104		1166		1228		1290		1352		1414		1476	
0795	GND22C		0857	22M06	10	0919			0981		1043		1105		1167		1229		1291		1353		1415		1477	
0796	GND22E		0858			0920			0982		1044		1106		1168		1230		1292		1354		1416		1478	
0797	GND25K		0859	10A11	13	0921			0983		1045		1107		1169		1231		1293		1355		1417		1479	
0798	GND25R		0860	10A08	13	0922			0984		1046		1108		1170		1232		1294		1356		1418		1480	
0799	GND17E		0861	CSTRIN10	13	0923			0985		1047		1109		1171		1233		1295		1357		1419		1481	
0800	GND21D		0862	CSTRIN00	13	0924			0986		1048		1110		1172		1234		1296		1358		1420		1482	
0801	GND21A		0863	RFCTLDO	13	0925			0987		1049		1111		1173		1235		1297		1359		1421		1483	
0802	GND21B		0864	PFSDA	13	0926			0988		1050		1112		1174		1236		1298		1360		1422		1484	
0803			0865	TASTO	16	0927			0989		1051		1113		1175		1237		1299		1361		1423		1485	
0804	GND24M		0866	BA080	3	0928			0990		1052		1114		1176		1238		1300		1362		1424		1486	
0805	GND25M		0867	17A08	14	0929			0991		1053		1115		1177		1239		1301		1363		1425		1487	
0806	GND26R		0868	16E11	14	0930			0992		1054		1116		1178		1240		1302		1364		1426		1488	

REVISIONS					
NETS 876 THRU 881 WERE NOT SPECIFIED					
05	1/11	4763		8-18-81	RO1
NET 818 WAS MNEMONIC "06C03"					
JLV	011	4835	R		



TERM. NO.	CABLE CONNECTOR MAP		BACK PANEL MAP		TERM. NO.
	2	1	1	2	
16			P5		41
15			GND	GND	40
14					39
13					38
12					37
11					36
10					35
09			RD221	RD231	34
08			RD201	RD211	33
07				RD191	32
06			RD170	RD181	31
05				RD271	30
04			RD251	RD261	29
03			RD240	RD121	28
02			RD141	RD131	27
01			RD150	RD161	26
00			RD001	RD011	25
			RD021	RD031	24
			RD041	RD051	23
24			RD301	RD311	22
23			GND	GND	21
22			RD090	RD100	20
21			RD110		19
20			RD281	RD291	18
19					17
18					16
17					15
16					14
15					13
14			IR070	IR060	12
13			IR050	IR040	11
12			IR030	IR020	10
11			IR010	IR000	09
10			YD081	YD091	08
09			YD101	YD111	07
08			FLR281	FLR291	06
07			FLR301	FLR311	05
06					04
05					03
04					02
03			GND	GND	01
02			P5	GND	00
01					
00			P5	GND	41
			GND	GND	40
					39
					38
					37
			GND	GND	36
					35
24	P5	P5			34
23	GND	GND			33
22					32
21	FLR290	FLR280			31
20	FLR310	FLR300			30
19	MXD011	MXD001	SFTEN0	DFTEN0	29
18	MXD031	MXD021	ATN000	ATN010	28
17	MXD051	MXD041	ATN020	ATN030	27
16	MXD071	MXD061	GND	GND	26
15	MXD091	MXD081	B001	B011	25
14	MXD111	MXD101	B021	B031	24
13	MXD131	MXD121	B041	B051	23
12	MXD151	MXD141	B061	B071	22
11	MXD171	MXD161	B081	B091	21
10	MXD191	MXD181	B101	B111	20
09	MXD211	MXD201	B121	B131	19
08	MXD231	MXD221	B141	B151	18
07	MXD251	MXD241	B161	B171	17
06	MXD271	MXD261	B181	B191	16
05	MXD291	MXD281	B201	B211	15
04	MXD311	MXD301	B221	B231	14
03	IR0	RD0	B241	B251	13
02			B261	B271	12
01	GND	GND	B281	B291	11
00	P5	P5	B301	B311	10
			GND	GND	09
					08
					07
					06
					05
					04
					03
			GND	GND	02
			P5	GND	01
					00

REVISIONS	
NO.	DATE
1	RELEASED FOR PRODUCTION
2	ENG. DATE

USED IN MANUAL :	
29-695	
35-734MOI	ROO
BOARD	REV.
BOARDS AGREEING WITH THIS SCHEMATIC MUST BE	
REVISION LEVEL.	

REF. DESIG.	PART NUMBER	SPARE OUTPUT
A06	19-154	02, 04, 12
A02	19-154	06
SPARE I.C.'S		

NOTES:
1. UNLESS OTHERWISE SPECIFIED:
A. ALL RESISTORS ARE ±5%, 1/4W
B. ALL CAPACITORS ARE .1µF, 30V


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION. AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
	J.R. BIELSKIE	DRAFT	11-1-79	FUNCTIONAL SCHEMATIC
	E. GREENSTEIN	SYSTEST	5-13-80	TEST AID
	E. MARCH	ENGR	5-13-80	
	R. BARKER	Q.C.	5-8-80	
	D. FRANKENBERGER	MGR.	5-13-80	

REVISION	C	C
SHEET	1	2

WORKING 44-231-24538

REVISIONS






RESIDUAL CHECK CHARACTER REGISTER HIGH

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.		SCALE-	NAME V. PEREJ	TITLE DRAFT	DATE 1-21-76	TITLE
TOLERANCE	XXX ± .005			CHK		
	XX ± .02			ENGR		
	X ± .03					
ANGLES	± 1°					
UNLESS OTHERWISE SPECIFIED						
TAX NO. 03073						SHEET OF 2-5
DWT NO. 02-428 DOB						

DRAWING 44-231 24539

REVISIONS



RESIDUAL CHECK CHARACTER REGISTER LOW


SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE	V. PEREJ	DRAFT	1-21-76	
XXX 2 000		CHK		
XX 2 002		ENGR		
X 2 003				
ANGLES 2 10				
UNLESS OTHERWISE SPECIFIED				

TAP	02073	SHEET OF
REV	02-428	03-5

PROPERTY OF THE PERKIN ELMER CORPORATION
 COMPUTER SYSTEMS DIVISION
 THIS DOCUMENT IS UNCLASSIFIED
 EXCEPT AS SPECIFIED BY CONTRACT
 BETWEEN THE REQUESTOR AND THE PERKIN ELMER
 CORPORATION. DUPLICATION OF ANY PORTION
 OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISING 44-231 24538

REVISIONS			
AREA M4: ADDED K, L, M STRAP OPTION AND NOTE 1			
21	03078	4-20-76	ROI
ADDED 3220 F3240 PROCESSOR TO NOTE 1.			
KR	3938	M 9-4-79	ROI




1. AS SHOWN IS STRAPPED FOR 7/32C PROCESSOR OR 3220 PROCESSOR OR DIOS OPERATIONS (K TOL).
FOR 8/32C PROCESSOR OR 3240 PROCESSOR OPERATIONS REMOVE STRAPS FROM K TO L AND
ADD STRAP FROM K TO M.

SCALE	NAME	TITLE	DATE	TITLE
XXX 2:000		DRAFT		
XX 2:002		CHK		
X 2:004		ENGR		
UNLESS OTHERWISE SPECIFIED				

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

DRAWING 44231 24538

REV 12-228 F02 D08 4-5



REVISIONS	
DATE	INIT DATE
PRODUCTION APPROVAL	DEV <u> </u> DATE <u> </u>
RELEASED FOR PRODUCTION	
DEV ENG <u> </u>	DATE <u> </u>

BRUNING 44 151-7579

NOTES


USED IN MANUAL - 41 022

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J. TAMM	DES/DET	1-21-61
R. CERD	SUPV	7-15-31
	CHK	
D. FOGGIA	ENG	7-1-51
P. ABITANTE	MGR	7-1-51
R. BARKER	QC	7-1-51

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCHEMATIC CONTROL PANEL	
TASK 03175	SHT 1-1
DWG 09-140	BOB



MILLIMETER	INCH
1.57	.062
3.18	.125
13.46	.530
377.95	14.88
390.65	15.38

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE
RELEASED FOR PRODUCTION		
MFG. ENG. <i>M/S</i>		DATE <i>11/19/81</i>
ADDED C87 TO AREA H7		
VT <i>11/19/81</i>	4773 M	3-23-82 R02 X

4
4 PLACES

77
12 PLACES

1

2

66
2 PLACES

3
2 PLACES

SEE NOTE 1

** 65 TYR 5 PLACES

USED IN MANUAL 47-022

CKT.BREAKER	A120
RES.MODULE	A121
RESISTOR	R1-R54
SWITCH	A122,A123
TRANSISTOR	Q1-Q3
DIODE	D1-D13
CAPACITOR	C1-C59,C62-C89
INTEGRATED CIRCUIT	A01-A06,A08-A15,A17-A31, A33-A40,A42-A88,A90-A96, A99-A104,A107-A13, A15, A19, A24, A25
COMPONENT	REF DESIGNATION

UNLESS OTHERWISE SPECIFIED		
SCALE: 2/1	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
V. PERRI	H. NGUYEN	DES / DFT 11-6-81
R. CEHO	SUPV	11-6-81
	CHK	
M. MANGIONE	ENG	11-6-81
P. OBRDA	MGR	11-6-81
R.A. BARKER	QC	11-6-81


PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION.

BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


- NOTES**
1. PINS CLOSEST TO EDGE OF BOARD TO BE BENT INWARD PRIOR TO SOLDERING.
 2. HEADER STIFFENER TO BE SOLDERED TO GROUND BUS AT 2 ENDS AND CENTER. (APP SIDE)



TITLE	
ASSEMBLY PRINTED CIRCUIT BOARD	
FU-A	
TASK 03179	SHT
DWG 35-816 R02 E03	

MILLIMETER	INCH
1.57	.062
3.18	.125
13.46	.530
377.95	14.880
390.65	15.380

REVISIONS	
NO.	DATE
1	10/20/68
2	11/15/68
3	12/10/68
4	1/10/69
5	2/10/69
6	3/10/69
7	4/10/69
8	5/10/69
9	6/10/69
10	7/10/69
11	8/10/69
12	9/10/69
13	10/10/69
14	11/10/69
15	12/10/69
16	1/10/70
17	2/10/70
18	3/10/70
19	4/10/70
20	5/10/70
21	6/10/70
22	7/10/70
23	8/10/70
24	9/10/70
25	10/10/70
26	11/10/70
27	12/10/70
28	1/10/71
29	2/10/71
30	3/10/71
31	4/10/71
32	5/10/71
33	6/10/71
34	7/10/71
35	8/10/71
36	9/10/71
37	10/10/71
38	11/10/71
39	12/10/71
40	1/10/72
41	2/10/72
42	3/10/72
43	4/10/72
44	5/10/72
45	6/10/72
46	7/10/72
47	8/10/72
48	9/10/72
49	10/10/72
50	11/10/72
51	12/10/72
52	1/10/73
53	2/10/73
54	3/10/73
55	4/10/73
56	5/10/73
57	6/10/73
58	7/10/73
59	8/10/73
60	9/10/73
61	10/10/73
62	11/10/73
63	12/10/73
64	1/10/74
65	2/10/74
66	3/10/74
67	4/10/74
68	5/10/74
69	6/10/74
70	7/10/74
71	8/10/74
72	9/10/74
73	10/10/74
74	11/10/74
75	12/10/74
76	1/10/75
77	2/10/75
78	3/10/75
79	4/10/75
80	5/10/75
81	6/10/75
82	7/10/75
83	8/10/75
84	9/10/75
85	10/10/75
86	11/10/75
87	12/10/75
88	1/10/76
89	2/10/76
90	3/10/76
91	4/10/76
92	5/10/76
93	6/10/76
94	7/10/76
95	8/10/76
96	9/10/76
97	10/10/76
98	11/10/76
99	12/10/76
100	1/10/77
101	2/10/77
102	3/10/77
103	4/10/77
104	5/10/77
105	6/10/77
106	7/10/77
107	8/10/77
108	9/10/77
109	10/10/77
110	11/10/77
111	12/10/77
112	1/10/78
113	2/10/78
114	3/10/78
115	4/10/78
116	5/10/78
117	6/10/78
118	7/10/78
119	8/10/78
120	9/10/78
121	10/10/78
122	11/10/78
123	12/10/78
124	1/10/79
125	2/10/79
126	3/10/79
127	4/10/79
128	5/10/79
129	6/10/79
130	7/10/79
131	8/10/79
132	9/10/79
133	10/10/79
134	11/10/79
135	12/10/79
136	1/10/80
137	2/10/80
138	3/10/80
139	4/10/80
140	5/10/80
141	6/10/80
142	7/10/80
143	8/10/80
144	9/10/80
145	10/10/80
146	11/10/80
147	12/10/80
148	1/10/81
149	2/10/81
150	3/10/81
151	4/10/81
152	5/10/81
153	6/10/81
154	7/10/81
155	8/10/81
156	9/10/81
157	10/10/81
158	11/10/81
159	12/10/81
160	1/10/82
161	2/10/82
162	3/10/82
163	4/10/82
164	5/10/82
165	6/10/82
166	7/10/82
167	8/10/82
168	9/10/82
169	10/10/82
170	11/10/82
171	12/10/82
172	1/10/83
173	2/10/83
174	3/10/83
175	4/10/83
176	5/10/83
177	6/10/83
178	7/10/83
179	8/10/83
180	9/10/83
181	10/10/83
182	11/10/83
183	12/10/83
184	1/10/84
185	2/10/84
186	3/10/84
187	4/10/84
188	5/10/84
189	6/10/84
190	7/10/84
191	8/10/84
192	9/10/84
193	10/10/84
194	11/10/84
195	12/10/84
196	1/10/85
197	2/10/85
198	3/10/85
199	4/10/85
200	5/10/85
201	6/10/85
202	7/10/85
203	8/10/85
204	9/10/85
205	10/10/85
206	11/10/85
207	12/10/85
208	1/10/86
209	2/10/86
210	3/10/86
211	4/10/86
212	5/10/86
213	6/10/86
214	7/10/86
215	8/10/86
216	9/10/86
217	10/10/86
218	11/10/86
219	12/10/86
220	1/10/87
221	2/10/87
222	3/10/87
223	4/10/87
224	5/10/87
225	6/10/87
226	7/10/87
227	8/10/87
228	9/10/87
229	10/10/87
230	11/10/87
231	12/10/87
232	1/10/88
233	2/10/88
234	3/10/88
235	4/10/88
236	5/10/88
237	6/10/88
238	7/10/88
239	8/10/88
240	9/10/88
241	10/10/88
242	11/10/88
243	12/10/88
244	1/10/89
245	2/10/89
246	3/10/89
247	4/10/89
248	5/10/89
249	6/10/89
250	7/10/89
251	8/10/89
252	9/10/89
253	10/10/89
254	11/10/89
255	12/10/89
256	1/10/90
257	2/10/90
258	3/10/90
259	4/10/90
260	5/10/90
261	6/10/90
262	7/10/90
263	8/10/90
264	9/10/90
265	10/10/90
266	11/10/90
267	12/10/90
268	1/10/91
269	2/10/91
270	3/10/91
271	4/10/91
272	5/10/91
273	6/10/91
274	7/10/91
275	8/10/91
276	9/10/91
277	10/10/91
278	11/10/91
279	12/10/91
280	1/10/92
281	2/10/92
282	3/10/92
283	4/10/92
284	5/10/92
285	6/10/92
286	7/10/92
287	8/10/92
288	9/10/92
289	10/10/92
290	11/10/92
291	12/10/92
292	1/10/93
293	2/10/93
294	3/10/93
295	4/10/93
296	5/10/93
297	6/10/93
298	7/10/93
299	8/10/93
300	9/10/93
301	10/10/93
302	11/10/93
303	12/10/93
304	1/10/94
305	2/10/94
306	3/10/94
307	4/10/94
308	5/10/94
309	6/10/94
310	7/10/94
311	8/10/94
312	9/10/94
313	10/10/94
314	11/10/94
315	12/10/94
316	1/10/95
317	2/10/95
318	3/10/95
319	4/10/95
320	5/10/95
321	6/10/95
322	7/10/95
323	8/10/95
324	9/10/95
325	10/10/95
326	11/10/95
327	12/10/95
328	1/10/96
329	2/10/96
330	3/10/96
331	4/10/96
332	5/10/96
333	6/10/96
334	7/10/96
335	8/10/96
336	9/10/96
337	10/10/96
338	11/10/96
339	12/10/96
340	1/10/97
341	2/10/97
342	3/10/97
343	4/10/97
344	5/10/97
345	6/10/97
346	7/10/97
347	8/10/97
348	9/10/97
349	10/10/97
350	11/10/97
351	12/10/97
352	1/10/98
353	2/10/98
354	3/10/98
355	4/10/98
356	5/10/98
357	6/10/98
358	7/10/98
359	8/10/98
360	9/10/98
361	10/10/98
362	11/10/98
363	12/10/98
364	1/10/99
365	2/10/99
366	3/10/99
367	4/10/99
368	5/10/99
369	6/10/99
370	7/10/99
371	8/10/99
372	9/10/99
373	10/10/99
374	11/10/99
375	12/10/99
376	1/10/00
377	2/10/00
378	3/10/00
379	4/10/00
380	5/10/00
381	6/10/00
382	7/10/00
383	8/10/00
384	9/10/00
385	10/10/00
386	11/10/00
387	12/10/00
388	1/10/01
389	2/10/01
390	3/10/01
391	4/10/01
392	5/10/01
393	6/10/01
394	7/10/01
395	8/10/01
396	9/10/01
397	10/10/01
398	11/10/01
399	12/10/01
400	1/10/02
401	2/10/02
402	3/10/02
403	4/10/02
404	5/10/02
405	6/10/02
406	7/10/02
407	8/10/02
408	9/10/02
409	10/10/02
410	11/10/02
411	12/10/02
412	1/10/03
413	2/10/03
414	3/10/03
415	4/10/03
416	5/10/03
417	6/10/



REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE
DEV	1/1/70
PROD	1-22-80
I.C. J. KETS WERE ADDED TO I.C.'S 10F, 7F, 7J, 16F, 18J.	
ECN	4494 M 10-23-80 R01
RELEASED FOR PRODUCTION	
MFG. ENG.	DATE
	11/1/80
IC 15M510K WERE SHOWN AS 14M PIN IC'S IN ERROR	
ADDED ITEM 54 TO DC 16A43. ADDED STRAP FROM LOC 16A09 TO 16A08 SIGNAL(GND)	
JULY 97 4907 MS 12-28-81 R03 X	


NOTE 4

NOTES


- ITEM 3 (PIN SCREW) TO BE MOUNTED TO CENTER STIFFENER OF FRONT & MIDDLE STIFFENERS ON SOLDER SIDE ONLY.
- I.C. PACK LOCATIONS ARE GIVEN ON THE WIRE RUN LIST AS ROW A C/K OR R ONLY. TRANSLATE TO ACTUAL POSITIONS ON THIS ASSY BY USING THE FOLLOWING EXAMPLE:

WIRE RUN LIST LOCATION	=	SCHEMATIC ASSEMBLY LOCATION
00C13	=	00D04
COLUMN		
ROW		
PIN		
- ALSO - 05F35 = 05J13
- DIMENSIONS ARE IN MILLIMETERS.
- 1 DENOTES PIN 1 IN COLUMNS D & N.

50, ALL UNSPECIFIED TYP. 130 PLS.



MILLIMETER	INCHES
1.588	0.062
3.18	0.125
13.5	0.530
390.922	15.405
422.275	16.630




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF PERKIN ELMER CORPORATION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORP. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

PERKIN ELMER	
Computer Systems Division	
Document: H-27157	
REV	DATE
A. WILLIAMS	8-26-80
S. JACO	12-12-80
E. YAKA	12-12-80
D. FRANKENBERGER	12-23-80
R.A. BARKER	12-23-80
ASSEMBLY	
298 POSITION MULTIMERE	
CPU-C	
1-1	

REF 390.922

422.275 REF


20 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1



A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

DIMENSIONS ARE IN INCHES

SCALE: 2:1		DATE	
DESIGNED BY	DATE	TITLE	DATE
W. MOTT	3-3-76	ASSEMBLY	
T. F. YTE	3-10-76	8/32 TEST DISPLAY	
R. B. GIER	3-10-76		
S. MESSING	3-10-76		
REVISED BY	DATE	THEORY	PROJECT OR
			35-642 AW COS
			1-1




VIEW A-A
PINS OF SWITCH (ITEM 9)
ARE SHOWN BEFORE
CLINCHING, FOR REF ONLY.

11 (150 PLACES)

9 MASK HOLES AND INSTALL
AFTER WAVE SOLDERING

REVISIONS	
DATE	DESCRIPTION
1-2-76	INITIAL DESIGN
2-1-76	PRODUCTION
3-1-76	RELEASED FOR PRODUCTION
3-1-76	W/6 ENG
3-1-76	DATE 3/1/76

THIS PRODUCTION IS IDENTICAL TO THE ORIGINAL DESIGN UNLESS OTHERWISE NOTED. THE DATE REFERRED TO IN THIS TABLE IS THE DATE OF THE ORIGINAL DESIGN. THE DATE OF THE ORIGINAL DESIGN IS THE DATE OF THE ORIGINAL DESIGN. THE DATE OF THE ORIGINAL DESIGN IS THE DATE OF THE ORIGINAL DESIGN.




422.275 REF.

300.922 REF.

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV PROD	DATE 10/12/80
RELEASED FOR PRODUCTION		
MFG. ENG.	DATE 10/12/80	

NOTES -

1. TSM 9 (PIN SCREW) TO BE MOUNTED W/TO CENTER STANDOFF OR STIFFENERS ON SOLDER SIDE. (3 PLACES)
2. UN F01 AND F03 VARIATIONS ALL HOLES FOR MOUNTING ITEM 72 MUST BE FREE OF SOLDER, EXCEPT HOLES MOUNTING ITEM 17 CAPACITOR STRIP TYPICAL 156 PLACES
3. (19 TYP 2 PLACES) A47, A62, A77: DASHED LINE REPRESENTS TERMINATE PINS 19-24 9 PINS (6 PIN) NOTE THAT IC'S SHOWN (4 PIN) IS LEFT JUSTIFIED.



MILLIMETERS	INCHES
1.588	.0625
3.18	.125
13.494	.530
390.922	15.405
422.275	16.650

COMPONENT	REF DESIGNATION
RESISTOR	R1 - R168, R170 - R173, R176, R177, R178, R180, R189 - R198
TRANSISTOR	Q1, Q2
DIODE	D1 - D4
CAPACITOR	C1 - C6, C13 - C19, C93, C94, C98
SWITCH	A64
INTEGRATED CIRCUIT	A1 - A24, A26, A36, A38 - A55, A57 - A62, AA000 - AD558, A65 - A81
RESISTOR MODULE	RM1 THRU RM16

UNLESS OTHERWISE SPECIFIED		
SCALE: 2/1	TOLERANCE:	
DIMENSIONS ARE IN MILLIMETERS	XX ±.13 X ±.8 X ±.5 ANGLES ±1°	
NAME	TITLE	DATE
G. SHIWA	G. SHIWA	DES/DFT 1-2-80
W. LIMPET/R. CERO	SUPV	10-16-81
W. LIMPET	CHK	10-16-81
P. OBERDA	ENG	10-16-81
D. FRANKENBERGER	MGR	10-16-81
R. BARKER	QC	10-16-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. IT IS NOT TO BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE **ASSEMBLY PRINTED CIRCUIT BOARD**
2.0MB STORAGE MODULE

TASK 03979 SMT
DWG 35-764 R04 E03 1-1

USED IN MANUAL 47-004
F02 PINS AS SHOWN
F03 0MB LESS COMP MARKED WITH AN asterisk (*)
F04 0MB AS SHOWN
F05 0MB LESS COMP MARKED WITH AN asterisk (*)

REVISIONS



NO.	DATE	BY	INIT	DATE
1	11-14-80
2	11-14-80
3	11-14-80
4	11-14-80
5	11-14-80

RELEASED FOR PRODUCTION

REMOVED 21D FROM FUNCTIONAL VARIATION TABLE

VT 4597 MS 2.5-B1 R02

REV	DATE	BY	INIT	DATE	DESCRIPTION
1	11-14-80
2	11-14-80
3	11-14-80
4	11-14-80
5	11-14-80



MILLIMETERS	INCHES
1.588	.062
3.18	.125
13.499	.530
390.922	15.390
422.275	16.630

IC 18M WAS ITEM 25 (19-04X) RESISTOR IN AT-PAL 5 WIRE LABEL 33; THIS RESISTOR WAS ITEM 63. MADE FOR 2.5-PDS VERSION OBSOLETE

IC LOCATIONS 12A, 12B, 12C, 12D WERE IN 249 FAA. THIS WAS NOTED. ADDED NEW NOTE

METRIC

USED IN MANUAL 17-01

REV	DATE	BY	INIT	DATE	DESCRIPTION
1	11-14-80
2	11-14-80
3	11-14-80
4	11-14-80
5	11-14-80


ASSEMBLY LOCAL BANK CONTROLLER

CUT PINS 2 & 3 OF ITEM 83 FLUSH WITH BODY & APPLY EPOXY OVER THE CUT LEAD ENDS BEFORE INSTALLING IN POSITIONS 09S & 09T ONLY.

CUT PINS 2 & 3 OF ITEM 83 FLUSH WITH BODY & APPLY EPOXY OVER THE CUT LEAD ENDS BEFORE INSTALLING IN POSITIONS 09S & 09T ONLY.

REVISIONS

REV.	DATE	DESCRIPTION
1	3-15-67	ASSEMBLY
2	3-22-67	LOCAL DATA CONTROLLER (LDC)
3	4-17-67	ASSEMBLY
4	5-17-67	ASSEMBLY
5	6-22-67	ASSEMBLY
6	7-27-67	ASSEMBLY
7	8-22-67	ASSEMBLY
8	9-19-67	ASSEMBLY
9	10-16-67	ASSEMBLY
10	11-13-67	ASSEMBLY
11	12-10-67	ASSEMBLY
12	1-7-68	ASSEMBLY
13	2-4-68	ASSEMBLY
14	3-3-68	ASSEMBLY
15	4-7-68	ASSEMBLY
16	5-5-68	ASSEMBLY
17	6-2-68	ASSEMBLY
18	7-7-68	ASSEMBLY
19	8-4-68	ASSEMBLY
20	9-1-68	ASSEMBLY
21	9-29-68	ASSEMBLY
22	10-27-68	ASSEMBLY
23	11-24-68	ASSEMBLY
24	12-22-68	ASSEMBLY
25	1-19-69	ASSEMBLY
26	2-16-69	ASSEMBLY
27	3-13-69	ASSEMBLY
28	4-10-69	ASSEMBLY
29	5-8-69	ASSEMBLY
30	6-5-69	ASSEMBLY
31	7-3-69	ASSEMBLY
32	8-7-69	ASSEMBLY
33	9-4-69	ASSEMBLY
34	10-2-69	ASSEMBLY
35	10-30-69	ASSEMBLY
36	11-27-69	ASSEMBLY
37	12-25-69	ASSEMBLY
38	1-22-70	ASSEMBLY
39	2-19-70	ASSEMBLY
40	3-16-70	ASSEMBLY
41	4-13-70	ASSEMBLY
42	5-11-70	ASSEMBLY
43	6-8-70	ASSEMBLY
44	7-6-70	ASSEMBLY
45	8-3-70	ASSEMBLY
46	8-31-70	ASSEMBLY
47	9-28-70	ASSEMBLY
48	10-26-70	ASSEMBLY
49	11-23-70	ASSEMBLY
50	12-21-70	ASSEMBLY
51	1-18-71	ASSEMBLY
52	2-15-71	ASSEMBLY
53	3-12-71	ASSEMBLY
54	4-9-71	ASSEMBLY
55	5-7-71	ASSEMBLY
56	6-4-71	ASSEMBLY
57	7-2-71	ASSEMBLY
58	7-30-71	ASSEMBLY
59	8-27-71	ASSEMBLY
60	9-24-71	ASSEMBLY
61	10-22-71	ASSEMBLY
62	11-19-71	ASSEMBLY
63	12-17-71	ASSEMBLY
64	1-14-72	ASSEMBLY
65	2-11-72	ASSEMBLY
66	3-9-72	ASSEMBLY
67	4-6-72	ASSEMBLY
68	5-4-72	ASSEMBLY
69	6-1-72	ASSEMBLY
70	6-29-72	ASSEMBLY
71	7-27-72	ASSEMBLY
72	8-24-72	ASSEMBLY
73	9-21-72	ASSEMBLY
74	10-19-72	ASSEMBLY
75	11-16-72	ASSEMBLY
76	12-14-72	ASSEMBLY
77	1-11-73	ASSEMBLY
78	2-8-73	ASSEMBLY
79	3-7-73	ASSEMBLY
80	4-4-73	ASSEMBLY
81	5-2-73	ASSEMBLY
82	5-30-73	ASSEMBLY
83	6-27-73	ASSEMBLY
84	7-25-73	ASSEMBLY
85	8-22-73	ASSEMBLY
86	9-19-73	ASSEMBLY
87	10-17-73	ASSEMBLY
88	11-14-73	ASSEMBLY
89	12-12-73	ASSEMBLY
90	1-9-74	ASSEMBLY
91	2-6-74	ASSEMBLY
92	3-5-74	ASSEMBLY
93	4-2-74	ASSEMBLY
94	5-31-74	ASSEMBLY
95	6-28-74	ASSEMBLY
96	7-26-74	ASSEMBLY
97	8-23-74	ASSEMBLY
98	9-20-74	ASSEMBLY
99	10-18-74	ASSEMBLY
100	11-15-74	ASSEMBLY
101	12-13-74	ASSEMBLY
102	1-10-75	ASSEMBLY
103	2-7-75	ASSEMBLY
104	3-6-75	ASSEMBLY
105	4-3-75	ASSEMBLY
106	5-1-75	ASSEMBLY
107	5-29-75	ASSEMBLY
108	6-26-75	ASSEMBLY
109	7-24-75	ASSEMBLY
110	8-21-75	ASSEMBLY
111	9-19-75	ASSEMBLY
112	10-16-75	ASSEMBLY
113	11-14-75	ASSEMBLY
114	12-12-75	ASSEMBLY
115	1-9-76	ASSEMBLY
116	2-6-76	ASSEMBLY
117	3-5-76	ASSEMBLY
118	4-2-76	ASSEMBLY
119	5-31-76	ASSEMBLY
120	6-28-76	ASSEMBLY
121	7-26-76	ASSEMBLY
122	8-23-76	ASSEMBLY
123	9-20-76	ASSEMBLY
124	10-18-76	ASSEMBLY
125	11-15-76	ASSEMBLY
126	12-13-76	ASSEMBLY
127	1-10-77	ASSEMBLY
128	2-7-77	ASSEMBLY
129	3-6-77	ASSEMBLY
130	4-3-77	ASSEMBLY
131	5-1-77	ASSEMBLY
132	5-29-77	ASSEMBLY
133	6-26-77	ASSEMBLY
134	7-24-77	ASSEMBLY
135	8-21-77	ASSEMBLY
136	9-19-77	ASSEMBLY
137	10-16-77	ASSEMBLY
138	11-14-77	ASSEMBLY
139	12-12-77	ASSEMBLY
140	1-9-78	ASSEMBLY
141	2-6-78	ASSEMBLY
142	3-5-78	ASSEMBLY
143	4-2-78	ASSEMBLY
144	5-31-78	ASSEMBLY
145	6-28-78	ASSEMBLY
146	7-26-78	ASSEMBLY
147	8-23-78	ASSEMBLY
148	9-20-78	ASSEMBLY
149	10-18-78	ASSEMBLY
150	11-15-78	ASSEMBLY
151	12-13-78	ASSEMBLY
152	1-10-79	ASSEMBLY
153	2-7-79	ASSEMBLY
154	3-6-79	ASSEMBLY
155	4-3-79	ASSEMBLY
156	5-1-79	ASSEMBLY
157	5-29-79	ASSEMBLY
158	6-26-79	ASSEMBLY
159	7-24-79	ASSEMBLY
160	8-21-79	ASSEMBLY
161	9-19-79	ASSEMBLY
162	10-16-79	ASSEMBLY
163	11-14-79	ASSEMBLY
164	12-12-79	ASSEMBLY
165	1-9-80	ASSEMBLY
166	2-6-80	ASSEMBLY
167	3-5-80	ASSEMBLY
168	4-2-80	ASSEMBLY
169	5-31-80	ASSEMBLY
170	6-28-80	ASSEMBLY
171	7-26-80	ASSEMBLY
172	8-23-80	ASSEMBLY
173	9-20-80	ASSEMBLY
174	10-18-80	ASSEMBLY
175	11-15-80	ASSEMBLY
176	12-13-80	ASSEMBLY
177	1-10-81	ASSEMBLY
178	2-7-81	ASSEMBLY
179	3-6-81	ASSEMBLY
180	4-3-81	ASSEMBLY
181	5-1-81	ASSEMBLY
182	5-29-81	ASSEMBLY
183	6-26-81	ASSEMBLY
184	7-24-81	ASSEMBLY
185	8-21-81	ASSEMBLY
186	9-19-81	ASSEMBLY
187	10-16-81	ASSEMBLY
188	11-14-81	ASSEMBLY
189	12-12-81	ASSEMBLY
190	1-9-82	ASSEMBLY
191	2-6-82	ASSEMBLY
192	3-5-82	ASSEMBLY
193	4-2-82	ASSEMBLY
194	5-31-82	ASSEMBLY
195	6-28-82	ASSEMBLY
196	7-26-82	ASSEMBLY
197	8-23-82	ASSEMBLY
198	9-20-82	ASSEMBLY
199	10-18-82	ASSEMBLY
200	11-15-82	ASSEMBLY
201	12-13-82	ASSEMBLY
202	1-10-83	ASSEMBLY
203	2-7-83	ASSEMBLY
204	3-6-83	ASSEMBLY
205	4-3-83	ASSEMBLY
206	5-1-83	ASSEMBLY
207	5-29-83	ASSEMBLY
208	6-26-83	ASSEMBLY
209	7-24-83	ASSEMBLY
210	8-21-83	ASSEMBLY
211	9-19-83	ASSEMBLY
212	10-16-83	ASSEMBLY
213	11-14-83	ASSEMBLY
214	12-12-83	ASSEMBLY
215	1-9-84	ASSEMBLY
216	2-6-84	ASSEMBLY
217	3-5-84	ASSEMBLY
218	4-2-84	ASSEMBLY
219	5-31-84	ASSEMBLY
220	6-28-84	ASSEMBLY
221	7-26-84	ASSEMBLY
222	8-23-84	ASSEMBLY
223	9-20-84	ASSEMBLY
224	10-18-84	ASSEMBLY
225	11-15-84	ASSEMBLY
226	12-13-84	ASSEMBLY
227	1-10-85	ASSEMBLY
228	2-7-85	ASSEMBLY
229	3-6-85	ASSEMBLY
230	4-3-85	ASSEMBLY
231	5-1-85	ASSEMBLY
232	5-29-85	ASSEMBLY
233	6-26-85	ASSEMBLY
234	7-24-85	ASSEMBLY
235	8-21-85	ASSEMBLY
236	9-19-85	ASSEMBLY
237	10-16-85	ASSEMBLY
238	11-14-85	ASSEMBLY
239	12-12-85	ASSEMBLY
240	1-9-86	ASSEMBLY
241	2-6-86	ASSEMBLY
242	3-5-86	ASSEMBLY
243	4-2-86	ASSEMBLY
244	5-31-86	ASSEMBLY
245	6-28-86	ASSEMBLY
246	7-26-86	ASSEMBLY
247	8-23-86	ASSEMBLY
248	9-20-86	ASSEMBLY
249	10-18-86	ASSEMBLY
250	11-15-86	ASSEMBLY
251	12-13-86	ASSEMBLY
252	1-10-87	ASSEMBLY
253	2-7-87	ASSEMBLY
254	3-6-87	ASSEMBLY
255	4-3-87	ASSEMBLY
256	5-1-87	ASSEMBLY
257	5-29-87	ASSEMBLY
258	6-26-87	ASSEMBLY
259	7-24-87	ASSEMBLY
260	8-21-87	ASSEMBLY
261	9-19-87	ASSEMBLY
262	10-16-87	ASSEMBLY
263	11-14-87	ASSEMBLY
264	12-12-87	ASSEMBLY
265	1-9-88	ASSEMBLY
266	2-6-88	ASSEMBLY
267	3-5-88	ASSEMBLY
268	4-2-88	ASSEMBLY
269	5-31-88	ASSEMBLY
270	6-28-88	ASSEMBLY
271	7-26-88	ASSEMBLY
272	8-23-88	ASSEMBLY
273	9-20-88	ASSEMBLY
274	10-18-88	ASSEMBLY
275	11-15-88	ASSEMBLY
276	12-13-88	ASSEMBLY
277	1-10-89	ASSEMBLY
278	2-7-89	ASSEMBLY
279	3-6-89	ASSEMBLY
280	4-3-89	ASSEMBLY
281	5-1-89	ASSEMBLY
282	5-29-89	ASSEMBLY
283	6-26-89	ASSEMBLY
284	7-24-89	ASSEMBLY
285	8-21-89	ASSEMBLY
286	9-19-89	ASSEMBLY
287	10-16-89	ASSEMBLY
288	11-14-89	ASSEMBLY
289	12-12-89	ASSEMBLY
290	1-9-90	ASSEMBLY
291	2-6-90	ASSEMBLY
292	3-5-90	ASSEMBLY
293	4-2-90	ASSEMBLY
294	5-31-90	ASSEMBLY
295	6-28-90	ASSEMBLY
296	7-26-90	ASSEMBLY
297	8-23-90	ASSEMBLY
298	9-20-90	ASSEMBLY
299	10-18-90	ASSEMBLY
300	11-15-90	ASSEMBLY
301	12-13-90	ASSEMBLY
302	1-10-91	ASSEMBLY
303	2-7-91	ASSEMBLY
304	3-6-91	ASSEMBLY
305	4-3-91	ASSEMBLY
306	5-1-91	ASSEMBLY
307	5-29-91	ASSEMBLY
308	6-26-91	ASSEMBLY
309	7-24-91	ASSEMBLY
310	8-21-91	ASSEMBLY
311	9-19-91	ASSEMBLY
312	10-16-91	ASSEMBLY
313	11-14-91	ASSEMBLY
314	12-12-91	ASSEMBLY
315	1-9-92	ASSEMBLY
316	2-6-92	ASSEMBLY
317	3-5-92	ASSEMBLY
318	4-2-92	ASSEMBLY
319	5-31-92	ASSEMBLY
320	6-28-92	ASSEMBLY
321	7-26-92	ASSEMBLY
322	8-23-92	ASSEMBLY
323	9-20-92	ASSEMBLY
324	10-18-92	ASSEMBLY
325	11-15-92	ASSEMBLY
326	12-13-92	ASSEMBLY
327	1-10-93	ASSEMBLY
328	2-7-93	ASSEMBLY
329	3-6-93	ASSEMBLY
330	4-3-93	ASSEMBLY
331	5-1-93	ASSEMBLY
332	5-29-93	ASSEMBLY
333	6-26-93	ASSEMBLY
334	7-24-93	ASSEMBLY
335	8-21-93	ASSEMBLY
336	9-19-93	ASSEMBLY
337	10-16-93	ASSEMBLY
338	11-14-93	ASSEMBLY
339	12-12-93	ASSEMBLY
340	1-9-94	ASSEMBLY
341	2-6-94	ASSEMBLY
342	3-5-94	ASSEMBLY
343	4-2-94	ASSEMBLY
344	5-31-94	ASSEMBLY
345	6-28-94	ASSEMBLY
346	7-26-94	ASSEMBLY
347	8-23-94	ASSEMBLY
348	9-20-94	ASSEMBLY
349	10-18-94	ASSEMBLY
350	11-15-94	ASSEMBLY
351	12-13-94	ASSEMBLY
352	1-10-95	ASSEMBLY
353	2-7-95	ASSEMBLY
354	3-6-95	ASSEMBLY
355	4-3-95	ASSEMBLY
356	5-1-95	ASSEMBLY
357	5-29-95	ASSEMBLY
358	6-26-95	ASSEMBLY
359	7-24-95	ASSEMBLY
360	8-21-95	ASSEMBLY
361	9-19-95	ASSEMBLY
362	10-16-95	ASSEMBLY
363	11-14-95	ASSEMBLY
364	12-12-95	ASSEMBLY
365	1-9-96	ASSEMBLY
366	2-6-96	ASSEMBLY
367	3-5-96	ASSEMBLY
368	4-2-96	ASSEMBLY
369	5-31-96	ASSEMBLY
370	6-28-96	ASSEMBLY
371	7-26-96	ASSEMBLY
372	8-23-96	ASSEMBLY
373	9-20-96	ASSEMBLY
374	10-18-96	ASSEMBLY
375	11-15-96	ASSEMBLY
376	12-13-96	ASSEMBLY
377	1-10-97	ASSEMBLY
378	2-7-97	ASSEMBLY
379	3-6-97	ASSEMBLY
380	4-3-97	ASSEMBLY
381	5-1-97	ASSEMBLY
382	5-29-97	ASSEMBLY
383	6-26-97	ASSEMBLY
384	7-24-97	ASSEMBLY
385	8-21-97	ASSEMBLY
386	9-19-97	ASSEMBLY
387	10-16-97	ASSEMBLY
388</		



REVISIONS
RELEASED FOR PRODUCTION
 MFG. ENG. *P. Odo* DATE *6/29/80*

METRIC

USED ON MANUAL
 29-695

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
J. BIELSKIE	DES/DFT	12-19-79
R. CERO	SUPV	5-13-80
R. CERO	CHK	5-13-80
E. MARCH	ENG	5-13-80
D. FRANKENBERGER	MGR	5-13-80
R. BARKER	QC	5-8-80

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."


MILLIMETERS	INCHES
99.314	3.91
356.870	14.05

OF THIS DATA SHALL INCLUDE THIS LEGEND
 TITLE ASSEMBLY
 TEST AID

TASK 03976 SHT 1-1
 DWG 35-734 MOI DO3

NOTES 1. CONNECTOR PINS CLOSET TO EDGE OF BOARD TO BE BENT INWARD PRIOR TO SOLDERING.

DRAWING 44 131 805 77



35 TYP.
31 PLACES

2
TYP. 4 PLACES
APPARATUS SIDE

SEE NOTE 1

VARIATION TABLE														
RESISTORS		CAP.			STRAPS									
R-12	R-11	C-50	C-51	G-J	G-H	N-P	P-Q	R-S	S-U	T-U	U-W	X-Y	X-Z	
35-622 F00	YES	YES	YES	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	

NOTES:
1. PINS CLOSEST TO EDGE OF BOARD TO BE BENT INWARD PRIOR TO WAVE SOLDERING.

CHARNELVIER
Computer Systems Division
Oceanport, N.J. 07757

REVISED PER RO3 COPPER
4-6-83 MSJ:5-27-81 RW

EXTENSIVE CHANGE MADE FOR RO4 SEC PREVIOUS MARCO FILM COPY. ADDED VARIATIONS F TABLE
KR 3938 A 9-13-79 ROS




A48 WAS SPEC'D AS ITEM 2.
21 12923 1-12-76 ROS
REVISED PER RO3 COPPER
21 12923 1-12-76 ROS

ADDED STAKES K,L,M, COOPER
REVISED PER RO2
21 13095 4/14-20-76 ROS
RELEASED FOR PRODUCTION
MFG ENG. DATE

REVISIONS
REVISED PER RO3 COPPER.
ADDED R11, R12, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100, C101, C102, C103, C104, C105, C106, C107, C108, C109, C110, C111, C112, C113, C114, C115, C116, C117, C118, C119, C120, C121, C122, C123, C124, C125, C126, C127, C128, C129, C130, C131, C132, C133, C134, C135, C136, C137, C138, C139, C140, C141, C142, C143, C144, C145, C146, C147, C148, C149, C150, C151, C152, C153, C154, C155, C156, C157, C158, C159, C160, C161, C162, C163, C164, C165, C166, C167, C168, C169, C170, C171, C172, C173, C174, C175, C176, C177, C178, C179, C180, C181, C182, C183, C184, C185, C186, C187, C188, C189, C190, C191, C192, C193, C194, C195, C196, C197, C198, C199, C200, C201, C202, C203, C204, C205, C206, C207, C208, C209, C210, C211, C212, C213, C214, C215, C216, C217, C218, C219, C220, C221, C222, C223, C224, C225, C226, C227, C228, C229, C230, C231, C232, C233, C234, C235, C236, C237, C238, C239, C240, C241, C242, C243, C244, C245, C246, C247, C248, C249, C250, C251, C252, C253, C254, C255, C256, C257, C258, C259, C260, C261, C262, C263, C264, C265, C266, C267, C268, C269, C270, C271, C272, C273, C274, C275, C276, C277, C278, C279, C280, C281, C282, C283, C284, C285, C286, C287, C288, C289, C290, C291, C292, C293, C294, C295, C296, C297, C298, C299, C300, C301, C302, C303, C304, C305, C306, C307, C308, C309, C310, C311, C312, C313, C314, C315, C316, C317, C318, C319, C320, C321, C322, C323, C324, C325, C326, C327, C328, C329, C330, C331, C332, C333, C334, C335, C336, C337, C338, C339, C340, C341, C342, C343, C344, C345, C346, C347, C348, C349, C350, C351, C352, C353, C354, C355, C356, C357, C358, C359, C360, C361, C362, C363, C364, C365, C366, C367, C368, C369, C370, C371, C372, C373, C374, C375, C376, C377, C378, C379, C380, C381, C382, C383, C384, C385, C386, C387, C388, C389, C390, C391, C392, C393, C394, C395, C396, C397, C398, C399, C400, C401, C402, C403, C404, C405, C406, C407, C408, C409, C410, C411, C412, C413, C414, C415, C416, C417, C418, C419, C420, C421, C422, C423, C424, C425, C426, C427, C428, C429, C430, C431, C432, C433, C434, C435, C436, C437, C438, C439, C440, C441, C442, C443, C444, C445, C446, C447, C448, C449, C450, C451, C452, C453, C454, C455, C456, C457, C458, C459, C460, C461, C462, C463, C464, C465, C466, C467, C468, C469, C470, C471, C472, C473, C474, C475, C476, C477, C478, C479, C480, C481, C482, C483, C484, C485, C486, C487, C488, C489, C490, C491, C492, C493, C494, C495, C496, C497, C498, C499, C500, C501, C502, C503, C504, C505, C506, C507, C508, C509, C510, C511, C512, C513, C514, C515, C516, C517, C518, C519, C520, C521, C522, C523, C524, C525, C526, C527, C528, C529, C530, C531, C532, C533, C534, C535, C536, C537, C538, C539, C540, C541, C542, C543, C544, C545, C546, C547, C548, C549, C550, C551, C552, C553, C554, C555, C556, C557, C558, C559, C560, C561, C562, C563, C564, C565, C566, C567, C568, C569, C570, C571, C572, C573, C574, C575, C576, C577, C578, C579, C580, C581, C582, C583, C584, C585, C586, C587, C588, C589, C590, C591, C592, C593, C594, C595, C596, C597, C598, C599, C600, C601, C602, C603, C604, C605, C606, C607, C608, C609, C610, C611, C612, C613, C614, C615, C616, C617, C618, C619, C620, C621, C622, C623, C624, C625, C626, C627, C628, C629, C630, C631, C632, C633, C634, C635, C636, C637, C638, C639, C640, C641, C642, C643, C644, C645, C646, C647, C648, C649, C650, C651, C652, C653, C654, C655, C656, C657, C658, C659, C660, C661, C662, C663, C664, C665, C666, C667, C668, C669, C670, C671, C672, C673, C674, C675, C676, C677, C678, C679, C680, C681, C682, C683, C684, C685, C686, C687, C688, C689, C690, C691, C692, C693, C694, C695, C696, C697, C698, C699, C700, C701, C702, C703, C704, C705, C706, C707, C708, C709, C710, C711, C712, C713, C714, C715, C716, C717, C718, C719, C720, C721, C722, C723, C724, C725, C726, C727, C728, C729, C730, C731, C732, C733, C734, C735, C736, C737, C738, C739, C740, C741, C742, C743, C744, C745, C746, C747, C748, C749, C750, C751, C752, C753, C754, C755, C756, C757, C758, C759, C760, C761, C762, C763, C764, C765, C766, C767, C768, C769, C770, C771, C772, C773, C774, C775, C776, C777, C778, C779, C780, C781, C782, C783, C784, C785, C786, C787, C788, C789, C790, C791, C792, C793, C794, C795, C796, C797, C798, C799, C800, C801, C802, C803, C804, C805, C806, C807, C808, C809, C810, C811, C812, C813, C814, C815, C816, C817, C818, C819, C820, C821, C822, C823, C824, C825, C826, C827, C828, C829, C830, C831, C832, C833, C834, C835, C836, C837, C838, C839, C840, C841, C842, C843, C844, C845, C846, C847, C848, C849, C850, C851, C852, C853, C854, C855, C856, C857, C858, C859, C860, C861, C862, C863, C864, C865, C866, C867, C868, C869, C870, C871, C872, C873, C874, C875, C876, C877, C878, C879, C880, C881, C882, C883, C884, C885, C886, C887, C888, C889, C890, C891, C892, C893, C894, C895, C896, C897, C898, C899, C900, C901, C902, C903, C904, C905, C906, C907, C908, C909, C910, C911, C912, C913, C914, C915, C916, C917, C918, C919, C920, C921, C922, C923, C924, C925, C926, C927, C928, C929, C930, C931, C932, C933, C934, C935, C936, C937, C938, C939, C940, C941, C942, C943, C944, C945, C946, C947, C948, C949, C950, C951, C952, C953, C954, C955, C956, C957, C958, C959, C960, C961, C962, C963, C964, C965, C966, C967, C968, C969, C970, C971, C972, C973, C974, C975, C976, C977, C978, C979, C980, C981, C982, C983, C984, C985, C986, C987, C988, C989, C990, C991, C992, C993, C994, C995, C996, C997, C998, C999, C1000, C1001, C1002, C1003, C1004, C1005, C1006, C1007, C1008, C1009, C1010, C1011, C1012, C1013, C1014, C1015, C1016, C1017, C1018, C1019, C1020, C1021, C1022, C1023, C1024, C1025, C1026, C1027, C1028, C1029, C1030, C1031, C1032, C1033, C1034, C1035, C1036, C1037, C1038, C1039, C1040, C1041, C1042, C1043, C1044, C1045, C1046, C1047, C1048, C1049, C1050, C1051, C1052, C1053, C1054, C1055, C1056, C1057, C1058, C1059, C1060, C1061, C1062, C1063, C1064, C1065, C1066, C1067, C1068, C1069, C1070, C1071, C1072, C1073, C1074, C1075, C1076, C1077, C1078, C1079, C1080, C1081, C1082, C1083, C1084, C1085, C1086, C1087, C1088, C1089, C1090, C1091, C1092, C1093, C1094, C1095, C1096, C1097, C1098, C1099, C1100, C1101, C1102, C1103, C1104, C1105, C1106, C1107, C1108, C1109, C1110, C1111, C1112, C1113, C1114, C1115, C1116, C1117, C1118, C1119, C1120, C1121, C1122, C1123, C1124, C1125, C1126, C1127, C1128, C1129, C1130, C1131, C1132, C1133, C1134, C1135, C1136, C1137, C1138, C1139, C1140, C1141, C1142, C1143, C1144, C1145, C1146, C1147, C1148, C1149, C1150, C1151, C1152, C1153, C1154, C1155, C1156, C1157, C1158, C1159, C1160, C1161, C1162, C1163, C1164, C1165, C1166, C1167, C1168, C1169, C1170, C1171, C1172, C1173, C1174, C1175, C1176, C1177, C1178, C1179, C1180, C1181, C1182, C1183, C1184, C1185, C1186, C1187, C1188, C1189, C1190, C1191, C1192, C1193, C1194, C1195, C1196, C1197, C1198, C1199, C1200, C1201, C1202, C1203, C1204, C1205, C1206, C1207, C1208, C1209, C1210, C1211, C1212, C1213, C1214, C1215, C1216, C1217, C1218, C1219, C1220, C1221, C1222, C1223, C1224, C1225, C1226, C1227, C1228, C1229, C1230, C1231, C1232, C1233, C1234, C1235, C1236, C1237, C1238, C1239, C1240, C1241, C1242, C1243, C1244, C1245, C1246, C1247, C1248, C1249, C1250, C1251, C1252, C1253, C1254, C1255, C1256, C1257, C1258, C1259, C1260, C1261, C1262, C1263, C1264, C1265, C1266, C1267, C1268, C1269, C1270, C1271, C1272, C1273, C1274, C1275, C1276, C1277, C1278, C1279, C1280, C1281, C1282, C1283, C1284, C1285, C1286, C1287, C1288, C1289, C1290, C1291, C1292, C1293, C1294, C1295, C1296, C1297, C1298, C1299, C1300, C1301, C1302, C1303, C1304, C1305, C1306, C1307, C1308, C1309, C1310, C1311, C1312, C1313, C1314, C1315, C1316, C1317, C1318, C1319, C1320, C1321, C1322, C1323, C1324, C1325, C1326, C1327, C1328, C1329, C1330, C1331, C1332, C1333, C1334, C1335, C1336, C1337, C1338, C1339, C1340, C1341, C1342, C1343, C1344, C1345, C1346, C1347, C1348, C1349, C1350, C1351, C1352, C1353, C1354, C1355, C1356, C1357, C1358, C1359, C1360, C1361, C1362, C1363, C1364, C1365, C1366, C1367, C1368, C1369, C1370, C1371, C1372, C1373, C1374, C1375, C1376, C1377, C1378, C1379, C1380, C1381, C1382, C1383, C1384, C1385, C1386, C1387, C1388, C1389, C1390, C1391, C1392, C1393, C1394, C1395, C1396, C1397, C1398, C1399, C1400, C1401, C1402, C1403, C1404, C1405, C1406, C1407, C1408, C1409, C1410, C1411, C1412, C1413, C1414, C1415, C1416, C1417, C1418, C1419, C1420, C1421, C1422, C1423, C1424, C1425, C1426, C1427, C1428, C1429, C1430, C1431, C1432, C1433, C1434, C1435, C1436, C1437, C1438, C1439, C1440, C1441, C1442, C1443, C1444, C1445, C1446, C1447, C1448, C1449, C1450, C1451, C1452, C1453, C1454, C1455, C1456, C1457, C1458, C1459, C1460, C1461, C1462, C1463, C1464, C1465, C1466, C1467, C1468, C1469, C1470, C1471, C1472, C1473, C1474, C1475, C1476, C1477, C1478, C1479, C1480, C1481, C1482, C1483, C1484, C1485, C1486, C1487, C1488, C1489, C1490, C1491, C1492, C1493, C1494, C1495, C1496, C1497, C1498, C1499, C1500, C1501, C1502, C1503, C1504, C1505, C1506, C1507, C1508, C1509, C1510, C1511, C1512, C1513, C1514, C1515, C1516, C1517, C1518, C1519, C1520, C1521, C1522, C1523, C1524, C1525, C1526, C1527, C1528, C1529, C1530, C1531, C1532, C1533, C1534, C1535, C1536, C1537, C1538, C1539, C1540, C1541, C1542, C1543, C1544, C1545, C1546, C1547, C1548, C1549, C1550, C1551, C1552, C1553, C1554, C1555, C1556, C1557, C1558, C1559, C1560, C1561, C1562, C1563, C1564, C1565, C1566, C1567, C1568, C1569, C1570, C1571, C1572, C1573, C1574, C1575, C1576, C1577, C1578, C1579, C1580, C1581, C1582, C1583, C1584, C1585, C1586, C1587, C1588, C1589, C1590, C1591, C1592, C1593, C1594, C1595, C1596, C1597, C1598, C1599, C1600, C1601, C1602, C1603, C1604, C1605, C1606, C1607, C1608, C1609, C1610, C1611, C1612, C1613, C1614, C1615, C1616, C1617, C1618, C1619, C1620, C1621, C1622, C1623, C1624, C1625, C1626, C1627, C1628, C1629, C1630, C1631, C1632, C1633, C1634, C1635, C1636, C1637, C1638, C1639, C1640, C1641, C1642, C1643, C1644, C1645, C1646, C1647, C1648, C1649, C1650, C1651, C1652, C1653, C1654, C1655, C1656, C1657, C1658, C1659, C1660, C1661, C1662, C1663, C1664, C1665, C1666, C1667, C1668, C1669, C1670, C1671, C1672, C1673, C1674, C1675, C1676, C1677, C1678, C1679, C1680, C1681, C1682, C1683, C1684, C1685, C1686, C1687, C1688, C1689, C1690, C1691, C1692, C1693, C1694, C1695, C1696, C1697, C1698, C1699, C1700, C1701, C1702, C1703, C1704, C1705, C1706, C1707, C1708, C1709, C1710, C1711, C1712, C1713, C1714, C1715, C1716, C1717, C1718, C1719, C1720, C1721, C1722, C1723, C1724, C1725, C1726, C1727, C1728, C1729, C1730, C1731, C1732, C1733, C1734, C1735, C1736, C1737, C1738, C1739, C1740, C1741, C1742, C1743, C1744, C1745, C1746, C1747, C1748, C1749, C1750, C1751, C1752, C1753, C1754, C1755, C1756, C1757, C1758, C1759, C1760, C1761, C1762, C1763, C1764, C1765, C1766, C1767, C1768, C1769, C1770, C1771, C1772, C1773, C1774, C1775, C1776, C1777, C1778, C1779, C1780, C1781, C1782, C1783, C1784, C1785, C1786, C1787, C1788, C1789, C1790, C1791, C1792, C1793, C1794, C1795, C1796, C1797, C1798, C1799, C1800, C1801, C1802, C1803, C1804, C1805, C1806, C1807, C1808, C1809, C1810, C1811, C1812, C1813, C1814, C1815, C1816, C1817, C1818, C1819, C1820, C1821, C1822, C1823, C1824, C1825, C1826, C1827, C1828, C1829, C1830, C1831, C1832, C1833, C1834, C1835, C1836, C1837, C1838, C1839, C1840, C1841, C1842, C1843, C1844, C1845, C1846, C1847, C1848, C1849, C1850, C1851, C1852, C1853, C1854, C1855, C1856, C1857, C1858, C1859, C1860, C1861, C1862, C1863, C1864, C1865, C1866, C1867, C1868, C1869, C1870, C1871, C1872, C1873, C1874, C1875, C1876, C1877, C1878, C1879, C1880, C1881, C1882, C1883, C1884, C1885, C1886, C1887, C1888, C1889, C1890, C1891, C1892, C1893, C1894, C1895, C1896, C1897, C1898, C1899, C1900, C1901, C1902, C1903, C1904, C1905, C1906, C1907, C1908, C1909, C1910, C1911, C1912, C1913, C1914, C1915, C1916, C1917, C1918, C1919, C1920, C1921, C1922, C1923, C1924, C1925, C1926, C1927, C1928, C1929, C1930, C1931, C1932, C1933, C1934, C1935, C1936, C1937, C1938, C1939, C1940, C1941, C1942, C1943, C1944, C1945, C1946, C1947, C1948, C1949, C1950, C1951, C1952, C1953, C1954, C1955, C1956, C1957, C1958, C1959, C1960, C1961, C1962, C1963, C1964, C1965, C1966, C1967, C1968, C1969, C1970, C1971, C1972, C1973, C1974, C1975, C1976, C1977, C1978, C1979, C1980, C1981, C1982, C1983, C1984, C1985, C1986, C1987, C1988, C1989, C1990, C1991, C1992, C1993, C1994, C1995, C1996, C1997, C1998, C1999, C2000, C2001, C2002, C2003, C2004, C2005, C2006, C2007, C2008, C2009, C2010, C2011, C2012, C2013, C2014, C2015, C2016, C2017, C2018, C2019, C2020, C2021, C2022, C2023, C2024, C2025, C2026, C2027, C2028, C2029, C2030, C2031, C2032, C2033, C2034, C2035, C2036, C2037, C2038, C2039, C2040, C2041, C2042, C2043, C2044, C2045, C2046, C2047, C2048, C2049, C2050, C2051, C2052, C2053, C2054, C2055, C2056, C2057, C2058, C2059, C2060, C2061, C2062, C2063, C2064, C2065, C2066, C2067, C2068, C2069,

A B C D E F G H J K L M N

REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE DEV <u>4-17-81</u> PROD <u>MJD 4/15/81</u>
REVISED AREAS: 2, 7	
CHK <u>J.P.</u>	4814 R 8-25-81 R01
RELEASED FOR PRODUCTION	
MFG. ENG. <u>MY</u>	DATE <u>9-18-81</u>
EXTENSIVE CHANGES TO WIRING TABLE, FOR PREVIOUS REV LEVEL SEE ROI MICRO-FILM.	
APR <u>8/1</u>	4881 R 12-26-82 R02



WIRING INFORMATION

WIRE NO.	FROM	TO	MNEMONIC	LENGTH
1	100-1	S3-1	LSU 1	
2	200-1	S3-2	GND	
3	101-1	S4-3	SCATNØ	
4	201-1	S1-6	GND	
5	102-1	S4-1	RCATNØ	
6	202-1	NC		
7	103-1	S2-3	PFDTØ	
8	203-1	NC		
9	104-1	S5-3	SGNLØ	
10	204-1	NC		
11	105-1	RI, 2, 4-B	P5	
12	205-1	L4-2	GND	
13	106-1	L1-2	FAULTØ	
14	206-1	NC		
15	107-1	L2-2	WAITØ	
16	207-1	NC		
17	108-1	S1-1	POFFØ	
18	208-1	S1-1W	GND	
19	109-1	S1-3	C4	
20	209-1	L3-2	GND	
21	110-1	R3-B	P5U	
22	210-1	NC		
23	111-1	NC		
24	211-1	NC		
25	112-1	NC		
26	212-1	NC		
27	L1-1	RI-A		4.0
28	L2-1	R2-A		4.0
29	L3-1	R3-A		4.0
30	L4-1	R4-A		4.0
31	S4-2	S5-2		4.0
32	S4-2	S2-2		4.0
33	S1-5W	S2-2		4.0
34	S1-2	S1-3		.5

PART OF 17-568 ITEM 1

#24 GA. WHT STRIP .25 EACH END ITEM 4

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
J. TAMUL	DES / DFT	1-6-81
R. CERO	SUPV	9-15-81
	CHK	
D. FOGGIA	ENG	9-15-81
P. ABITANTE	MGR	9-15-81
R. BARKER	QC	9-15-81
PERKIN-ELMER		
Computer Systems Division Oceanport, N.J. 07757		
INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DRAWING IS PROHIBITED.		
TITLE ASSEMBLY - CONTROL PANEL CABINET		
TASK 03175	SHT 1-1	
DWG 09-140 202	D03	

NOTES
1. TURN SWITCH (S1) TO CENTER POSITION & ORIENT AS SHOWN.


A B C D E F G H J K L M N R I S

PRINTING 44-131-40279

A B C D E F G H J K L M N

REVISIONS			
PRE PRODUCTION APPROVAL	INIT DEV	DATE	
	PROD	8/28/81	
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE ROO MICROFILM COPY. REVISED SHT. 2			
JT	VJP	4868	R 10-15-81 RO1
REVISED SHT'S, 2 & 3			
JT	CAF	4913	R 12-3-81 RO2
RELEASED FOR PRODUCTION			
MFG. ENG. <i>MD</i>		DATE 12/9/81	


EXPANSION CABINET (REF.)
02-754F01, I/O, DOMESTIC
02-754F02, I/O, INTERNATIONAL



DISC EXPANSION CABINET

CPU CABINET (FRONT VIEW)

PREFERRED LOCATION FOR I/O EXPANSION CABINET



WHEN BOLTING CABINETS TOGETHER:
REMOVE APPROPRIATE HOLE PLUGS AND SIDE SKINS.
BOLT TOGETHER WITH:
1 EA, 5/16-18 X 3/4" HEX HEAD BOLT, 16-410F01
2 EA, 5/16 EXTERNAL TOOTH LOCKWASHER, 16-380F05
1 EA, 5/16-18 HEX NUT, 16-058F05

SECTION A-A

USED IN MANUAL: 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/4	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J TAMUL	DES/DFT	6-8-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-7-81

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."
OF THIS DATA SHALL INCLUDE THIS LEGEND.

3	2	SHEET NO.
01	02	REV. LEVEL
D	D	SHEET SIZE

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

TITLE
INFORMATION DWG.
I/O EXPANSION CABINET
MOD 3210, 208V


TASK 03175	SHT 1-3
DWG 02-754R02	D12

NOTES

A B C D E F G H J K L M N R S

BUILDING 44131 402/9

REVISIONS	
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE RO1 MICROFILM COPY.	
JT	4913 R 12-3-81 R02 X



REAR VIEW

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
 I/O EXPANSION CABINET
 MOD 3210, 208V




DRAFTER	J TAMULEVICIUS	TASK	03175	SHT	2-3
DATE	5-13-81	DWG	02-754R02	D12	

NOTES

PERKIN-ELMER 44-131-10579-2

A B C D E F G H J K L M N

REVISIONS			
AREAS D3, H3, M3, D8, H8 & M8, CPU CONN 1, T2 WAS T1. ADDED T2 TO AREA R4. ADDED NOTE 2			
JT	4913	R	12-3-81 R01



SEE NOTE 2

SEE NOTE 2

SEE NOTE 2

TYPICAL I/O EXPANSION CABLE INTERFACE

TERMINATORS

TERMINATOR	PART NO. REF.
T1	35-813F01
T2	35-813F02
TD1	35-814F01
TD2	35-814F02




T = MUX BUS TERMINATOR
TD = DMA TERMINATOR

CABLES

CABLE	PART NO. REF.
CM1	17-464F04
CM2	17-464F02
CM3	17-193M02
CM4	17-194M02

CM = CABLE (MUX)

SCC = SUB CHANNEL CONTROLLER
SELCH = SELECTOR CHANNEL



TYPICAL I/O EXPANSION WITH SELCH PRIVATE MUX BUSES

TYPICAL I/O EXPANSION WITH SELCH PRIVATE MUX BUSES

TYPICAL I/O EXPANSION WITH CPU MUX BUS AND SELCH PRIVATE MUX BUSES

REAR VIEWS

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE INFORMATION DWG.			
I/O EXPANSION CAB.			
MOD 3210		208V	
TASK	03175	SHT	
DWG	02-754R01	D12	3-3

NOTES
1. REF. SELCHES IN CPU CABINET ARE SHOWN FOR CONFIGURATIONS WITHOUT DFU. UP TO 3 SELCHES ARE OFFERED FOR CONFIGURATIONS WITH DFU.
2. T2 NOTED REPLACES T1 SUPPLIED WITH CPU CHASSIS. T1 IS RELOCATED IN I/O CHASSIS.


DRAFTER	J TAMULEVICIUS
DATE	8-21-81

URUNING 44 131-40579-2

A B C D E F G H J K L M N R S

A B C D E F G H J K

REVISIONS				
EXTENSIVE CHANGES TO SHT 1, COMPLETELY RE-DRAWN. SEE VOIDED ROOM IN FILE				
KR	11	4888	MS	10-22-81 RO1



PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED

SCALE:		TOLERANCE:	
DIMENSIONS ARE IN INCHES		.XXX ± .003	.X ± .03
		.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE	
K. REED	DES / DFT	10-19-81	
G. MILLER	SUPV		
J. VIGILANTE	CHK		
D. FOGGIA	ENG		
P. ABITANTE	MGR		
R. BARKER	QC		






"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	
INFORMATION DRAWING	
WANGCO. 1175, 800 BPI	
MAG TAPE SYSTEM	
TASK	O3175
DWG	O2-766 RO1 C12
SHT	1-2

SHEET NO	2
REV LEVEL	00
SHEET SIZE	C

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT


REVISIONS



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE - \times	NAME	TITLE	DATE	TITLE
TOLERANCE: REF 2.000 DC 2.000 X 2.000 ANGLES 2.10° UNLESS OTHERWISE SPECIFIED	J. TAMUL	DRAFT		INFORMATION
		CHK		WANGCO 1175 800BPI
		ENGR		MAG TAPE SYSTEM
				TASK NO. 03175
				DRW. NO. 02-766 C12
				SHEET OF 2-2

REVISIONS				
EXTENSIVE CHANGES TO SHT 1, COMPLETELY RE-DRAWN. SEE VOIDED ROO IN FILE				
RF	81	4888	MS	10-22-81
			RO1	



SHEET NO.	2
REV LEVEL	00
SHEET SIZE	C

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03	ANGLES ± 1°
NAME	TITLE	DATE	
K. REED	DES / DFT	10-19-81	
G. MILLER	SUPV		
J. VIGILANTE	CHK		
D. FOGGIA	ENG		
P. ABITANTE	MGR		
R. BARKER	QC		


PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	INFORMATION DRAWING
	WANGCO DUAL DENSITY
	MAG TAPE SYSTEM
TASK	Q3982 (ECN 4888)
SH	1 - 2
DWG	02-764 RO1 C12

NOTES

- 1. INTRA TRANSPORT CABLE CONNECTIONS
- P1B TO P1B
- P6B TO P6B
- P16A TO P16A




STANDARD 15 INCH
CARD FILE WITH I/O
BUS ON BACK PANEL


CABLE PATH
(NOTE 1)

CABLE
PATH
(TYP)

MAG TAPE
TRANSPORT
TYP



CONTROLLER 35-629
PLUS HALF BD KIT 16-39B
PLUG IN ANY I/O SLOT
EITHER SIDE



FORMATTER
CABLE SHIELD HAS BEEN
OMITTED FOR CLARITY
IN THIS VIEW (SEE SHT. 1)

17-408 CABLE
FORMATTER TO
FIRST TAPE TRANSPORT

17-406 CABLE
CONTROLLER TO
FORMATTER

CONTROL CABLING

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.




SCALE -
TOLERANCE -
300 ± 0.005
32 ± 0.02
32 ± 0.02
UNLESS OTHERWISE SPECIFIED

NAME	TITLE	DATE
JTAMUL	DRAFT	
	CHK	
	ENGR	

TITLE INFORMATION		SHEET OF	
WANGCO DUAL DENSITY MAG TAPE SYSTEM		2-2	
FIG. NO.	03175	REV.	
PROJ. NO.	02-764	CIR.	

A B C D E F G H J K L M N

1
2
3
4
5
6
7
8
9



MAG TAPE CABINET EXPANSION

SEE DRAWING II-262FXX FOR DOOR CUTOUT OPTIONS

SEE NOTE 1

EXPANSION CABINET
(PREFERRED LOCATION FOR DISC)

CPU CABINET

EXPANSION CABINET
(PREFERRED LOCATION FOR I/O)

FRONT VIEW

CPU CABINET SIDE SKIN

CHANNEL, HALF SKIN
14-690 (REF.)

VIEW B-B

WHEN BOLTING CABINETS TOGETHER; REMOVE APPROPRIATE HOLE PLUGS AND SIDE SKINS. PLACE CPU CABINET SIDE SKIN PER VIEW B-B ON EXPANSION CABINET.
BOLT TOGETHER WITH:
1 EA, 5/16-18 X 3/4 HEX HD. BOLT, 16-410FO1
2 EA, 5/16 EXTERNAL TOOTH LOCKWASHER, 16-380F05
1 EA, 5/16-18 HEX NUT, 16-058F05

SECTION A-A

REVISIONS

PRE PRODUCTION APPROVAL	INIT DATE	DEV	8-28-81
	PROD	MJR	8/28/81
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R00 MICROFILM COPY, REVISED SHT. 2			
JT	U.R.	4868	R 10-15-81 R01
RELEASED FOR PRODUCTION			
MFG. ENG. MJR		DATE 12/9/81	
REVISED SHT 2:			
KR	18/1	5050	R 5-17-82 R02

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 3/16	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J. TAMUL	DES / DFT	8-10-81
R. CERO	SUPV	12-8-81
	CHK	
R. DENGEL	ENG	12-8-81
R. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-4-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."
OF THIS DATA SHALL INCLUDE THIS LEGEND.

2	SHEET NO.
02	REV LEVEL
D	SHEET SIZE


TITLE INFORMATION DWG.
DISC EXPANSION, 56" CABINET
MOD 3210

REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

TASK	03175	SHT	
DWG	02-761P02	DWG	1-2

NOTES
1. STABILIZER LEGS ARE REQUIRED FOR ALL DISC EXPANSION 56" CABINETS. SEE INSTALLATION DRAWING 16-832

A B C D E F G H J K L M N R S



REVISIONS					
EXTENSIVE CHANGES FOR PREVIOUS REV SEE ROO MICROFILM COPY.					
JT	V.J.P.	4868	R	10-15-81	RO1
EXTENSIVE CHANGES FOR PREVIOUS REV SEE RO1 MICROFILM COPY.					
JAI		5050	F	4 12 81	RO2

UNIP-POINT GROUND

CPU CABINET (REF) REAR VIEW

56" EXPANSION CABINET WITH DOUBLE DISC

POWER CORDS (DISC) TO BE COILED AND SECURED WITHIN UPRIGHT CHANNEL. PROVIDE SUFFICIENT SLACK TO ALLOW DISC PULLOUT TO FULL LENGTH OF SLIDES.

AC DISTRIBUTION
09-144F01 DOMESTIC (REF)
09-144F02 INTERNATIONAL (REF)

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
INFORMATION DWG. 56" CABINET EXP.	
DRAFTER	SHT
J TAMULEVICIUS	2-2
DATE	TASK
6-29-81	03175
DWG	D12
02-761R02	

NOTES


BRUNING 44-131-40579-2

REVISIONS		
PRE PRODUCTION APPROVAL	INIT	DATE
	DEV	8-28-81
	PROD	11/10/81
AREA D4, RMVD. ITEM 7, 4 PLS.		
AREA J2, RMVD. ITEM 2		
CHANGED ITEM 1 PICTORIALY		
JT 10, P 198 & 91 R 10-15-81 R01		
RELEASED FOR PRODUCTION		
MFG. ENG. MJC		DATE 12/9/81



FRONT

(REMOVE MAGNETIC CATCH BRACKET ON FRONT OF CABINET) SEE NOTE 1



SECTION A-A

USED IN MANUAL 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

02-756 F02	INTERNATIONAL, 208V
02-756 F01	DOMESTIC, 208V
PART NO	DESCRIPTION
VARIATION TABLE	

UNLESS OTHERWISE SPECIFIED		
SCALE: 3/16	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J TAMUL	DES / DFT	6-5-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-4-81
TITLE ASSEMBLY		
MOD 3210 DOUBLE DISC EXPANSION CABINET		
TASK 03175	SHT	
DWG 02-756R01 C03	1 - 1	

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."


NOTES
1. ITEMS 8-10 TO BE INSTALLED PER 02-756 D12, SHEET 2

A B C D E F G H J K L M N

1
2
3
4
5
6
7
8
9

REVISIONS			
PRE PRODUCTION APPROVAL	INIT	DATE	
	DEV	8-28-81	
	PROD	MJO 8/28/81	
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R00 MICROFILM COPY. REVISED SHEET 2			
JT	UWP	4868	R 10-15-81 ROI
RELEASED FOR PRODUCTION			
MFG. ENG. MJO		DATE 12/4/81	
REVISED SHT 2.			
KR	BU	5050	R 5-17-82 R02 X


EXPANSION CABINET
02-756F01, DOUBLE DISC, DOMESTIC
02-756F02, DOUBLE DISC, INTERNATIONAL



PREFERRED LOCATION FOR
DOUBLE DISC EXPANSION
CABINET

CPU CABINET
FRONT VIEW

I/O EXPANSION
CABINET



SECTION A-A

WHEN BOLTING CABINETS TOGETHER;
REMOVE APPROPRIATE HOLE PLUGS
AND SIDE SKINS.
BOLT TOGETHER WITH:
1 EA, 5/16-18 X 3/4 HEX HEAD BOLT, 16-410F01
2 EA, 5/16 EXTERNAL TOOTH LOCKWASHER, 16-380F05
1 EA, 5/16-18 HEX NUT, 16-058F05

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/4	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J TAMUL	DES/DFT	6-8-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-4-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE INFORMATION DWG. DOUBLE DISC EXPANSION MOD 3210 , 208V	
TASK 03175	SHT 1-2
DWG 02-756R02	D12


THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

E	SHEET NO.
G	REV. LEVEL
D	SHEET SIZE

NOTES

A B C D E F G H J K L M N

REVISIONS					
EXTENSIVE CHANGES FOR PREVIOUS REV SEE ROO MICROFILM COPY.					
JT	UJR	4868	R	10-15-81	RO1
EXTENSIVE CHANGES FOR PREVIOUS REV SEE RO1 MICROFILM COPY					
JAH	JJ	5050	R	4 8 82	RO2



POWER CORDS (DISC) TO BE COILED AND SECURED WITHIN UPRIGHT CHANNEL. PROVIDE SUFFICIENT SLACK TO ALLOW DISC PULLOUT TO FULL LENGTH OF SLIDES.

UNI-POINT GROUND

REAR VIEW

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
 DOUBLE DISC EXPANSION
 MOD 3210 , 208V.


DRAFTER	J TAMULEVICIUS	TASK	03175	SHT	
DATE	6-9-81	DWG	02-756R02	D12	2-2

NOTES

BRUNING 44 131 4079-2


A B C D E F G H J K L M N

1
2
3
4
5
6
7
8
9



FRONT

INSERT SHIM BETWEEN MAGNET AND LATCH FRAME BEFORE
TIGHTENING HARDWARE TO INSURE THAT SIDE WALL IS NOT
PRESSED AGAINST MAGNET. AFTER FASTENING, REMOVE SHIM
AND CHECK THAT MAGNET AND SLIDE MOVE FREELY.



REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE 7-25-81
DEV PROD	9/25/81
RELEASED FOR PRODUCTION	
MFG. ENG.	DATE
EXTENSIVE CHG'S MADE. SEE ROD MICRO FILM:	
JH	4976 R 1-19-82

METRIC

USED IN MANUAL : 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 3/8	TOLERANCE:	
	INCHES	MILLIMETERS
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005 .XX ± .02 .X ± .03	.XX ± .13 .X ± .5 X ± .8
NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-2-81
R. CERO	SUPV	12-8-81
	CHK	
D. FOGGIA	ENG	12-8-81
P. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-7-81

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PART OF THIS DATA SHALL INCLUDE THIS LEGEND.

MILLIMETERS	INCHES
362.0	14.25

TITLE
ASSEMBLY BASIC
CABINET
(REMOVABLE SIDE SKINS)

TASK 03175 SHT
DWG 09-142 R01 003 1-1

PART NO.	DESCRIPTION
09-142F02	AS SHOWN (208V INTERNATIONAL)
09-142F01	AS SHOWN (208V DOMESTIC)
VARIATION TABLE	

NOTES

A B C D E F G H J K L M N R S


DRAWING 44-131-4079

A B C D E F G H J K L M N

1
2
3
4
5
6
7
8
9

REVISIONS			
PRE PRODUCTION APPROVAL	INIT DEV	DATE	
		8-28-81	
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE ROO MICROFILM COPY, REVISED SHT. 2			
JT	UJR	4868	R 10-15-81 RO1
REVISED SHT. 2			
JT	LYF	4913	R 12-3-81 RO2
RELEASED FOR PRODUCTION			
MFG. ENG. MAO		DATE 12/9/81	
REVISED SHT 2			
KR	///	5050	R 5-17-82 RO3


EXPANSION CABINET (REF.)
 02-755F01, SINGLE DISC, DOMESTIC
 02-755F02, SINGLE DISC, INTERNATIONAL
 02-755F03, I/O & SINGLE DISC, DOMESTIC
 02-755F04 I/O & SINGLE DISC, INTERNATIONAL



PREFERRED LOCATION FOR SINGLE DISC EXPANSION OR I/O & SINGLE DISC EXPANSION CABINET

FRONT VIEW

CPU CABINET



WHEN BOLTING CABINETS TOGETHER; REMOVE APPROPRIATE HOLE PLUGS AND SIDE SKINS.
 BOLT TOGETHER WITH:
 1 EA, 5/16-18 X 3/4" HEX HEAD BOLT, 16-410F01
 2 EA, 5/16 EXTERNAL TOOTH LOCKWASHER, 16-380F05
 1 EA, 5/16-18 HEX NUT, 16-058F05

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/4	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J TAMUL	DES/DFT	6-8-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-4-81

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	INFORMATION DWG.
	SINGLE DISC EXPANSION OR I/O & SINGLE DISC EXPANSION CABINET
	MOD 3210, 208V
TASK	03175
DWG	02-755R03
SHT	1-2

2	SHEET NO.
03	REV. LEVEL
D	SHEET SIZE


THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

NOTES

A B C D E F G H J K L M N R S

DRAWING 44-131-00279

REVISIONS				
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R01 MICROFILM COPY.				
JT	ZP	4913	R	12-3-81 R02K
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R02 MICROFILM COPY.				
JAH	AV	5050	R	4-8-82 R03



PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."


TITLE INFORMATION DWG.	
SINGLE DISC EXPANSION OR I/O & SINGLE DISC EXPANSION CABINET	
MOD 3210, 208V	
TASK 03175	SHT 2-2
DWG 02-755R03	D12

NOTES 1. SEE 02-754 D12, SHT. 3 FOR TYPICAL I/O CABLE AND TERMINATOR CONFIGURATIONS.


DRAWING 44-131 405952

DRAFTER	J TAMULEVICIUS
DATE	6-9-81

REVISIONS		
PRE	UNIT	DATE
PRODUCTION	DEV	3 26 81
APPROVAL	PROD	MJC 8/23/81
AREA D4, RMVD. ITEM 6, 4 PLS.		
AREA J4, RMVD. ITEM 3		
CHANGED ITEM 1, PICTORIALY		
REVISED SHEET 2		
JT	14868	R 10-15-81
REVISED SHT. 2		
JT	14913	R 12 3 81
RELEASED FOR PRODUCTION		
MFG. ENG.	MJC	DATE 12/9/81



FRONT



SECTION A-A

METRIC

USED IN MANUAL 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

02-755 F04	AS SHOWN, SHT. 2 (I/O # SINGLE DISC, INTERNATIONAL, 20BV)
02-755 F03	AS SHOWN, SHT. 2 (I/O # SINGLE DISC, DOMESTIC, 20BV)
02-755 F02	AS SHOWN, SHT. 1 (SINGLE DISC, INTERNATIONAL, 20BV)
02-755 F01	AS SHOWN, SHT. 1 (SINGLE DISC, DOMESTIC, 20BV)
PART NO	DESCRIPTION
VARIATION TABLE	

NOTES
1. ITEMS 7- TO BE INSTALLED PER 02-755 DI2

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

2	SHEET NO
02	REV LEVEL
C	SHEET SIZE

UNLESS OTHERWISE SPECIFIED			
SCALE:	3/16	MILLIMETERS	INCHES
DIMENSIONS ARE IN	.XX ± .13	.XXX ± .005	
MILLIMETERS	.X ± .5	.XX ± .02	
	.X ± .8	.X ± .03	


NAME	TITLE	DATE
J TAMUL	DES / DFT	6-5-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-4-81

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	ASSEMBLY	SHT	
MOD 3210 SINGLE DISC EXP. CAB. OR I/O # SINGLE DISC EXP. CAB.			
TASK	03175	SHT	1-2
DWG	02-755 R02 C03		

MILLIMETERS	INCHES
279.40	11.00

REVISIONS			
CHANGED ITEM I PICTORIALY ADDED DIM. AREA GS, SECTION B-B WAS A-A			
JT	10-15-81	R	10-15-81 R.O.I
ADDED ITEMS 15-19 TO NOTE 2			
JT	12-3-81	R	12-3-81 R.O.I




1 SEE NOTE 2

279.40
3
SEE NOTE 1

6
6 PLS.

0

FRONT



SECTION B-B

2
SEE NOTE 1

12,13,14
4 PLS.


6
REF.

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

- NOTES**
1. FOR TERMINATION OF CABLES SEE 02-755 D12
 2. ITEMS 7-9,15-19 TO BE INSTALLED PER 02-755D12, SHT. 2

NAME	TITLE	DATE	TITLE	SHT
J TAMUL	DES / DFT	6-5-81	ASSEMBLY	
R CERO	SUPV		MOD 3210 SINGLE DISC EXP.	
	CHK		CAB. OR I/O # SINGLE DISC	
R DFENGL	ENG		EXP. CAB.	
P ABITANTE	MGR		TASK 03175	SHT
R BARKER	QC		DWG 02-755 R02 C03	2-2



REVISIONS		
PRE PRODUCTION APPROVAL	DEV <i>MA</i>	INIT DATE 5-1-81
	PROD <i>MD</i>	DATE 8/28/81
FOR APPROVAL PRINTING: AREA 63 - ADDED SLEEVING, ITEM 11 - ADDED TOLERANCES TO DETAIL & MM CONV. CHART ADDED "USED IN MANUAL" NOTE. WF11C - - - 12-8-81 RO1		
RELEASED FOR PRODUCTION MFG. ENG. <i>MD</i> DATE 12/8/81		
IN WIRING TABLE, WIRE LENGTHS OF 3 & 4 WERE 30.5: 44 <i>MD</i> 5046 R 5-18-82 RO2 X		

WIRE NO.	SIGNAL	COLOR	LENGTH REF.	FROM	STRIP	TO	STRIP	REMARKS
11	SHLD.DRM	-	12.0	P2E-08	.16	J2E1-08	.16	ITEM 3 (WHT. CONDUCTOR NOT USED)
10	PSUSGND	24	BLK.	P2E-08		J2E1-08		
9	PSUSNS	24	RED	P2E-11		J2E1-11		
8	2XLFI	24	WHT.	P2E-03		J2E1-03		
7	FFLTØ	24		P2E-04		J2E1-04		
6	PSUGND	14		P2E-09		J2E1-09		
5	PSU	14		P2E-10		J2E1-10		
4	KSONØ(E)	24		32.5	J2E1-01	J2E2-01		
3	PFDTØ(E)	24		32.5	J2E1-02	J2E2-02		
2	PFDTØ	24		12.0	P2E-02	J2E1-02		
1	KSONØ	24	WHT.	12.0	P2E-01	.16	J2E1-01	.16

WIRING TABLE

NOTES 1. IDENTIFY AS SHOWN.

UNLESS OTHERWISE SPECIFIED			
SCALE:	INCH	TOLERANCE:	
30.5	775	.XXX ±.005	.X ±.5
30.0	762	.XX ±.02	X ±.8
12.0	305	.X ±.05	
11.5	292		
6.0	152		
2.0	50.8		
.5	12.7		
.16	4.0		
.125	3.2		
INCH	MM		

NAME	TITLE	DATE
W. FRASER	DES / DFT	8-7-81
R. CERO	SUPV	12-8-81
	CHK	
D. FOGGIA	ENG	12-8-81
P. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-8-81

USED IN MANUAL: 47-022


PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE
CABLE, I/O EXP.
(INTERIM)
TASK 03175 SHT 1-1
DWG 17-597 RO2 CO3

METRIC

BRUNING 44-131-0579



REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE DEV 12-18-81 ENG
RELEASED FOR PRODUCTION MFG. ENG. DATE 3-3-82	

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

USED IN MANUAL: 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J. TAMUL	DES / DFT	11-5-81
R. CERO	SUPV	2-19-82
	CHK	
R. DENGEL	ENG	2-19-82
P. ABITANTE	MGR	2-19-82
R. BAPKER	QC	2-19-82


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE SCHEMATIC CONTROL PANEL	
TASK 0313i	SHT 1-1
DWG 09-14f	BOB

NOTES

MILLIMETERS	INCHES
5.08	.20
7.62	.30
349.25	13.75
361.95	14.25

REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE
DEV	9-25-81
PROD	9/25/81
IN AREA JS, FAN ASS'Y WAS PICTORIALY SHOWN MOUNTED TO CABINET FROM INSIDE.	
VT	4913 R 12-8-81 ROI
RELEASED FOR PRODUCTION	
MFG. ENG.	DATE 12/18/81



USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: \sim	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13	.XXX ± .005
	.X ± .5	.XX ± .02
	X ± .8	.X ± .03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-5-81
R. CERO	SUPV	12-18-81
	CHK	
D. FOGGIA	ENG	12-18-81
P. ABITANTE	MGR	12-18-81
R. BARKER	QC	12-17-81

PART NO	DESCRIPTION
01-196F02	INTERNATIONAL
01-196F01	DOMESTIC

VARIATION TABLE

NOTES 1. SEE 01-196 D12, SHT. 3 FOR TERMINATION OF CABLES.


REV. LEVEL	SHEET NO
0001	01
DD	DD

REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT

TITLE	
ASSEMBLY, BASIC SYSTEM CABINET W/ODFU MOD 3210, 208V	
TASK 03175	SHT 1-2
DWG 01-196 ROI	D03

DRAWING 44-131-00279

REVISIONS	



REAR VIEW

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE ASSEMBLY, BASIC SYSTEM CABINET W/O DFU MOD 3210, 208V

DRAFTER	J TAMULEVICIUS	TASK	03175	SHT	2-2
DATE	9-2-81	DWG	01-196	D03	

NOTES

DRAWING 44-131-40574-2



MILLIMETERS	INCHES
526.55	20.75
482.60	19.00
361.95	14.25
349.25	13.75

REVISIONS			
PRE PRODUCTION APPROVAL	DEV	INT DATE	DATE
			9-25-81
			9/25/81
IN AREA F6, CPU-A (REF.) WAS 35-79B			
VT	4803	R	12-8-81 RO1
IN AREA J5, FAN ASS'Y WAS PICTORIALY SHOWN MOUNTED TO CABINET FROM INSIDE, REVISED SHT. 3			
VT	4913	R	12-8-81 RO2 X
RELEASED FOR PRODUCTION			
MFG. ENG.		DATE	12/18/81
EXTENSIVE CHANGE MADE: SEE MICRO FILM R02: REV'D SHTS 2 & 3:			
JAH	5050	R	4-7-82 R03 X

METRIC

USED IN MAUNAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX±.13 .X ±.5 .X ±.8	.XXX±.005 .XX ±.02 .X ±.03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-10-81
R. CERO	SUPV	12-18-81
	CHK	
D. FOGGIA	ENG	12-18-81
P. ABITANTE	MGR	12-18-81
R. BARKER	QC	12-17-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL BE PROHIBITED."

SHEET NO.	1	2	3
REV. LEVEL	3	1	2
SHEET SIZE	D	D	D


NOTES

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.


TITLE	
INFORMATION DWG. W/O DFU MOD 3210, 208V	
TASK 03175	SHT
DWG 01-196 R03	D12 1-3

DRAWING 44-131-4073

REVISIONS				
EXTENSIVE CHANGES MADE: SEE MICROFILM R00:				
JAN 81	5050	R	4-7-82	R01



DETAIL C



REAR

SECTION B-B

BASIC CABINET

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE		INFORMATION DWG.	
		MOD 3210 , 208V	
DRAFTER	J. TAMULEVICIUS	TASK	03175
DATE	9-11-81	DWG	01-196 R01 D12
			SHT
			2-3


NOTES

BRUNN 2-14-131 100782


A B C D E F G H J K L M N

1
2
3
4
5
6
7
8
9


REVISIONS					
AREA EG, FAN ASS'Y WAS PICTORIALLY SHOWN MOUNTED TO CABINET FROM INSIDE.					
VT	CAF	4913	R	12-8-81	ROI
EXT. CHANGES MADE: SEE MICRO FILM R01					
JAH		5050	R	4-7-82	R02



VIEW E-E
P.S. MASTER/SLAVE INTERFACE



REAR



BASIC CABINET

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PART OF THIS DOCUMENT SHALL INCLUDE THIS LEGEND."


TITLE
INFORMATION DWG.
MOD 3210, 208V

- NOTES
1. CONNECT B TO C, TO POWER PSU FROM P5 IF P.S. 02-743F01 (P5 ONLY) IS USED.
2. CONNECT A TO C, WHEN P.S. 02-743F02 (P5/PSU) IS USED.

DRAFTER	J TAMULEVICIUS	TASK	03175	SHT	3-3
DATE	9-15-81	DWG	01-196 R02	D12	

A B C D E F G H J K L M N R S

A B C D E F G H J K



FRONT VIEW

REVISIONS		
PRE	INIT	DATE
PRODUCTION	DEV	4-15-81
APPROVAL	PROD	4/15/81
AREA C2-G2 DELETED		
ITEM 2. ADDED ITEM 12		
4 W/P	4713	R 5-12-81 R01
RELEASED FOR PRODUCTION		
MFG. ENG.	DATE	9-16-81
DO NOT MANUFACTURE W/O UTH.		
SUPERSEDED		
BY PART NO. 11-298 M01		
PER ECN NO. 5184		
BY KR DATE 10-5-82		
KR 5184 R 10-5-82 R02 X		


PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03	ANGLES ± 1°
	.XX ± .02		
NAME	TITLE	DATE	
J TAMUL	DES/DFT	2-21-81	
R CERO	SUPV	7-16-81	
	CHK		
D FOGGIA	ENG	9-16-81	
P ARITANTE	MGR	9-16-81	
R BARKER	QC	9-16-81	

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

NOTES	TITLE		TASK	SHT
		ASSEMBLY, CPU CHASSIS		
		DWG 11-298 R02 C03		

REVISIONS			
PRE PRODUCTION APPROVAL	INIT DEV	DATE	
		1-2-81	
		7/2/81	
RELEASED FOR PRODUCTION			
MFG. ENG.		DATE	12/9/81
AREA B5 ADDED SLIDE ASSY INFORMATION. AREA D5 REMOVED "SLIDES AND FROM" INCLUDES INDICATED HARDWARE.			
KR	10/1	4970	R 3-29-82 R01
ADDED STANDOFF TO AREA E-4			
VT	10/1	5021	R 4-22-82 R02
CONT'D IN AREA J5			



LABEL, CAUTION (16-877) REMOVE ACCESS PANEL AND APPLY LABEL TO INSIDE FACE OF DISK (SEE NOTE 2)

.6 AFFIX LOGO PLATE 13-060 FXX, AS REQ'D

ADDED DIM ".6" AFFIX LOGO... IN AREA J4. ADDED LOGO PLATE IN AREA H4.

KR 10/1 5142 R 10-7-82 R03

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


UNLESS OTHERWISE SPECIFIED			TITLE	
SCALE:	TOLERANCE:		INFORMATION DRAWING	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03	DISK INSTALLATION	
	.XX ±.02	ANGLES ±1°	TASK	SHT
NAME	TITLE	DATE	03175	1-1
J. TAMUL	DES/DFT	5-14-81	DWG	16-876 R03 C12
R. CERO	SUPV	12-8-81		
	CHK			
D. FOGGIA	ENG	12-8-81		
P. ABITANTE	MGR	12-8-81		
R. BARKER	QC	12-4-81		

NOTES

1. INSTALLATION PROCEDURE TYPICAL BOTH SIDES.

2. PRIOR TO INSTALLING DISK IN CABINET, THE 4 LEVELERS ON THE UNDERSIDE OF STABILIZER LEGS MUST BE ADJUSTED TO MAKE SECURE CONTACT WITH THE FLOOR.

3. ALL CABINETS REQUIRING THIS DISK MUST BE FITTED WITH STABILIZER LEGS (FOR 56" CABINET USE 16-832).



REVISIONS			
PRE PRODUCTION APPROVAL	INIT DATE	DATE	
	DEV	4-15-81	
	PROD	4/15/81	
EXTENSIVE CHANGES FOR PREVIOUS CHANGES SEE ROO MICROFILM COPY. REVISED SHT'S 2 & 3			
JT PHM	4783	R	8-21-81 R01
REVISED SHTS 2 & 3			
JT BWC	4852	R	9-16-81 R02
RELEASED FOR PRODUCTION			
MFG. ENG. <i>[Signature]</i>		DATE 9-17-81	
REVISED SHT'S 2 & 3			
EIC	87	4884	R 12-22-81 R03
SUPERSEDED			
BY JAH 11-29-81 M01 003			
BY JAH 7976 7/19/82			
REV'D SHTS 2 & 3:			
JAH	87	4976	R 7-19-82 R04

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03	ANGLES ± 1°
NAME	TITLE	DATE	
J TAMUL	DES / DFT	12-30-80	
R. CERO	SUPV	9-15-81	
	CHK		
D. FOGGIA	ENG	9-15-81	
P. ABITANTE	MGR	9-15-81	
R. BARKER	QC	9-15-81	

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	
ASSEMBLY, BASE PAN	
TASK 03175	SHT 1-3
DWG 11-296 R04	D03

PART NO.	DESCRIPTION	VARIATION	TABLE
11-296 F02	AS SHOWN PER SHTS. 1 & 3	INTERNATIONAL	208 V
11-296 F01	AS SHOWN PER SHTS. 1 & 3	INTERNATIONAL	208 V





NOTES

04	04	04	REV. LEVEL
D	D	D	SHEET SIZE

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

DRAWING 44 131 0077

A B C D E F G H J K L M N



208V (DOMESTIC)
11-296FO1

REVISIONS			
EXTENSIVE CHANGES FOR PREVIOUS CHANGES SEE ROO MICROFILM COPY			
4783	R		RO1
AREA C2, ADDED VIEW OF F1 CHANGED WIRING LFI-3 WAS TO F1-BOT, AC1-B WAS TO F1-TOP, AC2-B WAS TO F2-TOP, F1-TOP TO F2-TOP WAS F1-BOT TO F2-BOT CHANGED DETAIL E			
JT	BWC	4852	R 9-16-81 RO2
F1 AT E3 WERE ITEMS 11113 F2 AT E3, DUPLICATE CALL-OUT OF ITEM 11112 WAS REMOVED.			
E.C.J.		4884	R 12-22-81 RO3
SUPERSEDED			
11-296 FO1 D03 4976 JAH 7-19-82			
JAH		4976	R 7-19-82 RO4

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."



TITLE
ASSEMBLY, BASE PAN

DRAFTER	J TAMULEVICIUS
DATE	12-30-80
TASK	O3175
DWG	11-296 R04
SHT	2.-3


NOTES
1. ALL WIRES SHOWN ARE PART OF ITEM 4, UNLESS OTHERWISE SPECIFIED.

A B C D E F G H J K L M N S

A B C D E F G H J K L M N



DETAIL E



DETAIL F
(250 VAC)

REVISIONS

EXTENSIVE CHANGES FOR PREVIOUS CHANGES SEE ROO MICROFILM COPY				
	4783	R		RO1
AREA C1, ADDED VIEW OF F1, CHANGED WIRING LFI-1 WAS TO F1-BOT, AC1-B WAS TO F1-TOP, AC2-B WAS TO F2-TOP, F1-TOP TO F2-TOP WAS F1-BOT TO F2-BOT, CHANGED DETAIL E				
JT	BWL	4852	R	9-16-81 RO2
F1 AT E3 WERE ITEMS 11 & 13.				
ECJ	QU	4884	R	12-22-81 RO3 X
SUPERSEDED				
11-296 MD1.D03				
4976 7/19/82				
JAH	QU	4976	R	7-19-82 RO4 X

208V (INTERNATIONAL)
11-296F02

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DOCUMENT IS PROHIBITED WITHOUT PERMISSION."


TITLE
ASSEMBLY, BASE PAN

NOTES
1. ALL WIRES SHOWN ARE PART OF ITEM 4, UNLESS OTHERWISE SPECIFIED.

DRAFTER	J TAMULEVICIUS	TASK	03175	SHT
DATE	12-30-80	DWG	11-296R04	D03
				3-3

A B C D E F G H J K L M N R S

A B C D E F G H J K



SEE NOTES 1 THRU 3

BASE PAN

DOMESTIC MODEL (11-296 FO1)

P-E PART NUMBER	SIMILAR ITEM
F1 24-01 F02	SC-20A
F2 24-01 F02	SC-20A

11-296 F02	INTERNATIONAL	SHEET 2
11-296 FO1	DOMESTIC	SHEET 1
PART #	DESCRIPTION	SCHEMATIC ON
VARIATION TABLE		

UNLESS OTHERWISE SPECIFIED		
SCALE: NONE	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .003	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
W. FRASER	DES/DFT	6-10-81
R. CERO	SUPV	7-15-81
	CHK	
E. CENTOFANTI	ENG	7-15-81
P. LIOIO	MGR	7-15-81
R. BARKER	QC	7-15-81

REV LEVEL	3
SHT NO	1

- NOTES
1. PLUG EQUIPPED IS NEMA TYPE L14-30P.
 2. PLUG EQUIPPED IS HUBBELL #2711 OR EQUIVALENT (FOR REF. ONLY).
 3. THIS PAN IS INTENDED FOR APPLICATIONS POWERED BY A 120/208 AC, 60HZ, 3 POLE, 4 WIRE GROUNDING SOURCE.

REVISIONS

PRE PRODUCTION APPROVAL	INIT DATE	DATE
DEV EBC	6/15/81	
PROD MGR	6/15/81	

AREAS 44 & 44A REVISED SHOWING OF AC1 & AC2. AREA A6, ADDED VIEW "A-A". AREA A7, ADDED REV TABLE. AREA K6, ADDED NOTE.

REVISED SHEET 2.

JRB	BWL	4806	M	8-18-81	RO1
-----	-----	------	---	---------	-----

AREA B3 CHANGED VIEW OF PLUG. ADDED T AND B TO F1 AND F2. F2 WAS ISA, REVISED SHT. 2

JT	BWZ	4852	R	19-16-81	RO2
----	-----	------	---	----------	-----

RELEASED FOR PRODUCTION

DEV. ENG. EBC DATE 7/19/81

F1 AT H3 WAS ISA. INFO. TABLE AT B6 WAS:
 F1, 24-105 F02 FNW 15A
 F2, 24-105 F03 PNW 20A

E.C.	97	4884	R	12-22-81	RO3
------	----	------	---	----------	-----

USED IN MANUAL 47-022

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

PERKIN-ELMER


Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	SHEET
SCHMATIC BASE PAN ASSY. (DOMESTIC MDL)	1-2
TASK Q3175	
DWG 11-296 R03 C08	

A B C D E F G H J K

REVISIONS			
AREA A3 & A4, ADDED SECTION A-A & REVISED VIEW TO REFLECT WORKING VIEW.			
SWL	9/8/81	4806	M 8-19-81 R01
AREA B3 CHANGED VIEW OF PLUG. ADDED T AND B TO F1 AND F2. F2 WAS ISA.			
JT	SWC	4852	R 19-16-81 R02
F1 AT H3 WAS ISA.			
INFO. TABLE AT B6 WAS: F1, 24-105 F02 FNW 15A F2, 24-105 F03 FNW 20A			
EJ	JJ	4884	R 12-22-81 R03X



SEE NOTES 1 THRU 3

	P-E PART NUMBER	SIMILAR ITEM
F1	24-071 F02	SC-20A
F2	24-071 F02	SC-20A

INTERNATIONAL MODEL (11-296 F02)

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED		
SCALE: NONE	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .003	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
W. FRASER	DES / DFT	6-10-81
R. CERO	SUPV	9-15-81
	CHK	
E. CENTOFANTI	ENG	9-15-81
P. LIOIO	MGR	9-15-81
R. BARKER	QC	9-15-81


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

- NOTES**
1. PLUG EQUIPPED IS NOT A NEMA STANDARD
 2. PLUG EQUIPPED IS HUBBELL #45115 OR EQUIVALENT (FOR REF ONLY).
 3. THIS PANEL IS INTENDED FOR APPLICATIONS POWERED BY A 200 TO 240 VAC, 50 HZ., 2 POLE, 3 WIRE GROUNDING SOURCE.


TITLE	
SCHEMATIC BASE PAN ASSY. (INT'NL MDL)	
TASK 03175	SHT
DWG 11-296 R03	COB 2-2

MILLIMETER	INCHES
38.70	1.5
162.56	6.4
2.54	0.1

REVISIONS		
PRE-PRODUCTION APPROVAL	INIT	DATE
	DEV	7-21-81
RELEASED FOR PRODUCTION		
MFG. ENG.	DATE	9-16-81
DO NOT MANUFACTURE W/O AUTH.		
SUPERSEDED		
BY	DATE	5-7-82
KRW	5043	5-7-82



VIEW A-A



METRIC

USED IN MANUAL: 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

FO2	AS SHOWN, STRAP E1-E3 ONLY
FO1	AS SHOWN, STRAP E4-E10 ONLY
VARIATION TABLE	

TOLERANCE IN MILLIMETERS	
X	+ .8
.X	+ .5
.XX	+ .13

UNLESS OTHERWISE SPECIFIED


UNLESS OTHERWISE SPECIFIED		
SCALE: 2/1	TOLERANCE IN INCHES	
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

NOTES: 1. BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING
2. FOR BOARD IDENTIFICATION SEE SSP 002-0D

NAME	TITLE	DATE
B. GRAY	DES / DFT	6-17-81
R. CERO	SUPV	9-15-81
	CHK	
M. MANGIONE	ENG	9-15-81
P. OBRDA	MGR	9-15-81
R. BARKER	QC	9-15-81

TITLE ASSEMBLY PRINTED CIRCUIT BOARD I/O TERM. BOARD		SHT
TASK 03179		1-1
DWG 35-813 RO1 CO3		



REVISIONS		
PRE PRODUCTION APPROVAL	INIT DATE	7-24-81
DEV	ENG	
RELEASED FOR PRODUCTION		
DEV. ENG.	DATE	7/16/81
DO NOT MANUFACTURE WITHOUT AUTH.		
SUPERSEDED		
BY PART NO.	35-813 M01	
PER ECN NO.	5043	
BY	DATE	5-7-82
KR	5043	R1 5-7-82 R01

BOARDS BUILT TO THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:

PIN	FUNC. VARI.	REVISION
35-813	F01	R00
35-813	F02	R00

USED IN MANUAL: 47-082

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

STRAPPING TABLE	
F02	STRAP E1-E3 ONLY
F01	STRAP E7-E8, E9-E10 ONLY

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .003	.X ± .03
	.XX ± .02	ANGLES ± 1°



NAME	TITLE	DATE
B. GRAY	DES/DFT	5-21-81
R. LERO	SUPV	7-15-81
L. CUCANELLI	CHK	7-15-81
M. MANGIONE	ENG	7-15-81
P. ORLUA	MGR	7-15-81
R. E. R. K. E. N.	QC	7-15-81

TITLE SCHEMATIC	
I/O TERM BOARD	
TASK 03179	SHT
DWG 35-813 R01 COB	1-1

- NOTES
1. DIODE MODULES ARE 23-062 F01
 2. * DENOTES COMPONENTS USED ON F02 ONLY.
 3. STRAPPING FOR F01 ONLY

MILLIMETER	INCHES
162.56	6.40
32.40	1.27
2.54	0.10

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE
	7/7/81	7-27-81
	7/11/81	7-28-81
RELEASED FOR PRODUCTION		
MFG. ENG.	DATE	7-28-81



METRIC

USED IN MANUAL: 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

FO2	AS SHOWN
FO1	LESS DATA RM1, RM2, R1-R4

VARIATION TABLE

NOTES 1. BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING
2. FOR BOARD IDENTIFICATION SEE SSP 002-0D


TOLERANCE IN MILLIMETERS	
X	± .8
.X	± .5
.XX	± .13

UNLESS OTHERWISE SPECIFIED	
SCALE: 2/1	TOLERANCE IN INCHES
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°

NAME	TITLE	DATE
B. GRAY	DES / DFT	6-12-81
R. CERO	SUPV	9-15-81
	CHK	
M. MANGIONE	ENG	9-15-81
P. OBRDA	MGR	9-16-81
R. BARKER	QC	9-15-81

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	ASSEMBLY
PRINTED CIRCUIT BOARD	DMA
TERM. BOARD	
TASK 03179	SHT
DWG 35-814	CO3 1-1



REVISIONS		
PRE PRODUCTION APPROVAL	INIT DATE	
DEV. ENG.	M. J. M.	7-24-81
RELEASED FOR PRODUCTION		
DEV. ENG.		DATE 7/17/81

BOARDS BUILT TO THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:

PIN	FUNC. VAR.	REV. LEVEL
35-814	FO1	ROO
35-814	FO2	ROO

USED IN MANUAL: 47-022

PERKIN ELMER
Computer Systems Division
Oceanport, N. J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION. IT IS DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

NOTES:
1. * OMITTED ON FO1


FO1	OMIT DM1, R1-R4, RM1, RM2
FO2	AS SHOWN
VARIATION TABLE	

SCALE-

TOLERANCE:
XX 0.005
XX 0.02
XX 0.05
ANGLES 0.1°
UNLESS OTHERWISE SPECIFIED

NAME	TITLE	DATE
E. GRAY	DRAFT	5-13-81
R. C. CRO	CHK	9-15-81
M. MANGIONE	ENGR	9-15-81
R. BARKER	QC	9-15-81
R. OBRDA	MGR	9-15-81

TITLE	DATE	REV.	SHEET OF
SCHEMATIC			
DMA TERMINATOR			
PART NO. 35-814		COB	1-1



MILLIMETERS	INCHES
260.35	10.25
438.15	17.25

REVISIONS			
PRE PRODUCTION APPROVAL	INIT DATE	DEV	PROD
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R00 MICROFILM COPY. REVISED SHT'S. 2,3,4 & 5			
JT	1/2 P.	4868	R 10-15-81
REVISED SHT'S. 2,3,4,5 & 6 ADDED SHT 7			
JT	1/2 P.	4913	R 12-3-81
RELEASED FOR PRODUCTION			
MFG. ENG. <i>MPG</i>		DATE 12/9/81	
REV'D SHTS 1 & 4.			
JAH	1/2 P.	5122	R 10-5-82
AREA G,H-B, DELETED SECTION AA: REV'D SHTS 1 & 4.			
JAH	1/2 P.	5001	R 10-27-82

METRIC

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
1/4	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13	.XXX ± .005
	.X ± .5	.XX ± .02
	X ± .8	.X ± .03
NAME	TITLE	DATE
J TAMUL	DES/DFT	6-8-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-4-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. THIS LEGEND SHALL INCLUDE THIS LEGEND."

PART NO.	DESCRIPTION
02-752	30" CABINET, SEE SHTS. 1,2 & 3


02-752, 30" CABINET

7	6	5	4	3	2	SHEET NO.
00	01	02	04	02	02	REV. LEVEL
D	D	D	D	D	D	SHEET SIZE

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

TITLE	
INFORMATION DWG. MULTI-I/O EXPANSION MOD 3210, 208V	
TASK 03175	SHT 1-7
DWG 02-752 R04	D12

DRAWING 44-131-105/9



REVISIONS			
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R01 MICROFILM COPY.			
JT	4913	R	12-2-81 R02

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."

OF THIS DATA SHALL INCLUDE THIS LEGEND


TITLE		INFORMATION DWG.	
MULTI-I/O EXPANSION		MOD 3210, 208V	
TASK	03175	SHT	
DWG	02-752 R02	D12	3-7

NOTES

DRAFTER	J. TAMULEVICIUS
DATE	7-29-81

BRUNING 44-131-40579-2

REVISIONS					
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R00 MICROFILM COPY					
JT	V.P.	4868	R	10-15-81	ROI
SHT. 4 OF 7 WAS 4 OF 6					
JT	CV	4913	R	12-3-81	RO2
ADDED NOTE 1.					
JAH	AV	5122	R	10-5-82	RO3
DELETED SECTION B-B & REF TO B-B. AREA H-6. ADDED "SEE NOTE 2". ADDED NOTE 2.					
JAH	AV	5001	R	10-27-82	RO4



PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE INFORMATION DWG.
 I/O EXPANSION, 56" CABINET
 MOD 3210

TASK 03175	SHT 4-7
DWG 02-752 R04	D12

NOTES 1. INVERT MAG TAPE MOUNTING RAILS ON BOTH SIDES WHEN INSTALLING A 75 I.P.S. MAG TAPE AND HALF SKIN CHANNEL. 2. REMOVE APPROPRIATE SIDE SKINS. PLACE CPU CABINET SIDE SKIN PER VIEW C-C ON EXPANSION CABINET.

02-752FOI, 56" CABINET

DRAWING 44-131 40579



REVISIONS			
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE ROI MICROFILM COPY			
JT	4913	R	12-2-81 R02X

I/O EXPANSION CHASSIS 02-752F01 (REF.) FOR TYPICAL CABLE AND TERMINATOR CONFIGURATIONS, SEE SHT.6

JUMPER,GND 17-584F01 (REF.)

JUMPER GND 17-076 (REF.)

FAN AC JUMPER 17-287 (REF.)

INTERFACE CABLE, PS (EXPANSION) 17-586 (REF.)

UNI-POINT GROUND STRAP 17-585F02 (REF.)

CABLE FAN POWER 17-605 (REF.)

A.C. DISTRIBUTION 09-144F01, DOMESTIC (REF.) 09-144F02, INTERNATIONAL (REF.)

WASHER, FLAT 16-060F02 (REF.) WASHER, INT. TOOTH 16-328F02 (REF.) SCREW, PHPS 6-32X 1/4" 16-237F02

56" EXPANSION CABINET WITH I/O

P.C.B. ASSY. PS DIST. 35-B21 (REF.)

CHANNEL, PS DIST. 14-700 (REF.)

WITHIN UPRIGHT CHANNEL AND SECURED WITH TIES.

CPU CABINET (REF.)

PWR. EXP. MASTER, 230V PS, 02 743F01 (REF.)

MOUNTING SCREW THREAD FORMING 10-32X 3/8" 4 SUPPLIED

35-813F01, TERMINATOR REPLACE WITH 35 813F02 TERMINATOR SEE SHT.6 FOR REPOSITIONING OF 35-813F01

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."

OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG. I/O EXPANSION, 56" CABINET MOD 3210


306.	12.0
MILLIMETERS	INCHES

NOTES

DRAFTER		TASK		SHT	
J TAMULEVICIUS		03175		5-7	
DATE		DWG		D12	
8-25-81		02-752R02			

BRUNING 44131 405792

REVISIONS			
AREAS D3, H3, D8, H8 & M8. CPU CONN 1 T2 WAS T1. ADDED T2 TO AREA R4. ADDED NOTE 2			
SHT. 6 OF 7 WAS 6 OF 6			
JT	4913	R	12-3-81 RO1



TYPICAL I/O EXPANSION CABLE INTERFACE

TERMINATORS

TERMINATOR	PART NO. REF.
T1	35-813F01
T2	35-813F02
TD1	35-814F01
TD2	35-814F02


T = MUX BUS TERMINATOR
TD = DMA TERMINATOR

CABLES

CABLE	PART NO. REF.
CM1	17-464F04
CM2	17-464F02
CM3	17-193M02
CM4	17-194M02

CM = CABLE (MUX)

SCC = SUB CHANNEL CONTROLLER
SELCH = SELECTOR CHANNEL



TYPICAL I/O EXPANSION WITH SELCH PRIVATE MUX BUSSES

TYPICAL I/O EXPANSION WITH SELCH PRIVATE MUX BUSSES

TYPICAL I/O EXPANSION WITH CPU MUX BUS AND SELCH PRIVATE MUX BUSSES

REAR VIEWS


PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
I/O EXPANSION, 56" CABINET
MOD 3210

NOTES
1. REF. SELCHES IN CPU CABINET ARE SHOWN FOR CONFIGURATIONS WITHOUT DFU. UP TO 3 SELCHES ARE OFFERED FOR CONFIGURATIONS WITH DFU.
2. T2 NOTED REPLACES T1 SUPPLIED WITH CPU CHASSIS. T1 IS RELOCATED IN I/O CHASSIS.

DRAFTER	J. TAMULEVICIUS
DATE	8-21-81
TASK	03175
DWG	02-752 RO1
SHT	6-7



REVISIONS

NO.	DATE	DESCRIPTION
1	6.35	250
2	15.	.6
3	57.2	2.25
4	176.	6.9
5	378.71	14.910
6	455.	17.9
7	465.1	18.31
8	483.	19.0
MILLIMETERS		INCHES

PERKIN-ELMER

Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
 I/O CHASSIS


DRAFTER	J. TAMULEVICIUS
DATE	10-23-81
TASK	03131
DWG	02-752
SHT	7-7

NOTES

DRAWING 44-131-10079-2

MILLIMETERS	INCHES
615.95	24.25
279.40	11.00

REVISIONS		
PRE PRODUCTION APPROVAL	INIT	DATE
	DEV	8-28-81
	PROD	8/22/81
AREA D4, RMVD. ITEM 13, 4 PLS. AREA J4, RMVD. ITEM 4 CHANGED ITEM 2 PICTORIALLY AREA E4, ADDED DIM. 279.40		
JT	4868	R 10-15-81 RO1
ADDED ITEMS 23-26 TO NOTE 2		
JT	4913	R 12-3-81 RO2
RELEASED FOR PRODUCTION		
MFG. ENG.	MJR	DATE 12/9/81



METRIC

USED IN MANUAL: 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757



02-754 F02	INTERNATIONAL, 208V
02-754 F01	DOMESTIC, 208V
PART NO	DESCRIPTION
VARIATION TABLE	

- NOTES**
- FOR TERMINATION OF CABLES SEE 02-754 D12
 - ITEMS 10-12, 14-16, 22-26 TO BE INSTALLED PER 02-754 D12

UNLESS OTHERWISE SPECIFIED		
SCALE: 3/16	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	XX ± .13 X ± .5 X ± .8	XXX ± .005 XX ± .02 X ± .03
NAME	TITLE	DATE
J TAMUL	DES / DFT	6-5-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-7-81
TITLE ASSEMBLY MOD 3210 I/O EXPANSION CABINET		TASK 03175
DWG 02-754 R02 C03		SHT 1-1

A B C D E F G H J K L M N

REVISIONS				
PRE	INIT	DATE		
PRODUCTION	DEV	8-28-81		
APPROVAL	PROD	MD	8/28/81	
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE ROO MICROFILM COPY. REVISED SHT. 2				
JT	VJP	4868	R	10-15-81 RO1
REVISED SHT'S, 2#3				
JT	CAF	4913	R	12-3-81 RO2
RELEASED FOR PRODUCTION				
MFG. ENG. MD			DATE 12/9/81	



USED IN MANUAL: 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/4	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J TAMUL	DES/DFT	6-8-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-7-81

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. THIS LEGEND SHALL INCLUDE THIS LEGEND."

TITLE	
INFORMATION DWG. I/O EXPANSION CABINET MOD 3210, 208V	
TASK 03175	SHT
DWG 02-754R02	1-3


3	2	SHEET NO.
01	02	REV. LEVEL
D	D	SHEET SIZE

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

NOTES

A B C D E F G H J K L M N

REVISIONS			
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE RO1 MICROFILM COPY.			
JT	4913	R	12-3-81 R02 X



NOTES

BRUNING 44-131 40979-2

REAR VIEW

I/O EXPANSION CABINET

CPU CABINET (REF)




PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE
 INFORMATION DWG.
 I/O EXPANSION CABINET
 MOD 3210, 208V

DRAFTER	J TAMULEVICIUS	TASK	03175	SHT	2-3
DATE	5-13-81	DWG	02-754R02	D12	

A B C D E F G H J K L M N



SEE NOTE 2

SEE NOTE 2

SEE NOTE 2

TYPICAL I/O EXPANSION CABLE INTERFACE

REVISIONS

AREAS	D3, H3, M3, D8, H8 & M8, CPU
CONN 1, T2 WAS	T1. ADDED T2 TO AREA R4. ADDED NOTE 2
JT	4913 R 12-3-81 RO1

TERMINATORS

TERMINATOR	PART NO. REF.
T1	35-813F01
T2	35-813F02
TD1	35-814F01
TD2	35-814F02




T = MUX BUS TERMINATOR
TD = DMA TERMINATOR

CABLES

CABLE	PART NO. REF.
CMI	17-464F04
CM2	17-464F02
CM3	17-193M02
CM4	17-194M02

CM = CABLE (MUX)

SCC = SUB CHANNEL CONTROLLER
SELCH = SELECTOR CHANNEL



TYPICAL I/O EXPANSION WITH SELCH PRIVATE MUX BUSSES

TYPICAL I/O EXPANSION WITH SELCH PRIVATE MUX BUSSES

TYPICAL I/O EXPANSION WITH CPU MUX BUS AND SELCH PRIVATE MUX BUSSES

REAR VIEWS

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE INFORMATION DWG. I/O EXPANSION CAB. MOD 3210 208V

DRAFTER	J. TAMULEVICIUS	TASK	03175	SHT	3-3
DATE	8-21-81	DWG	02-754 RO1	D12	


NOTES
1. REF. SELCHES IN CPU CABINET ARE SHOWN FOR CONFIGURATIONS WITHOUT DFU. UP TO 3 SELCHES ARE OFFERED FOR CONFIGURATIONS WITH DFU.
2. T2 NOTED REPLACES T1 SUPPLIED WITH CPU CHASSIS. T1 IS RELOCATED IN I/O CHASSIS.

BRUNING 44-131-405/9-2

A B C D E F G H J K L M N R S

A B C D E F G H J K

REVISIONS		
EXTENSIVE CHANGES TO SHT 1, COMPLETELY RE-DRAWN. SEE VOIDED ROOM IN FILE		
KR 411	488B	MS 10-22-81 RO1



PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:
DIMENSIONS ARE IN INCHES	.XXX ± .003 .X ± .03 .XX ± .02 ANGLES ± 1°

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."






NAME	TITLE	DATE
K. REED	DES / DFT	10-19-81
G. MILLER	SUPV	
J. VIGILANTE	CHK	
D. FOGGIA	ENG	
P. ABITANTE	MGR	
R. BARKER	QC	

TITLE		
INFORMATION DRAWING		
WANGCO.1175.800 BPI		
MAG TAPE SYSTEM		
TASK	03175	SHT
DWG 02-766 RO1	C12	1-2

SHEET NO.	2
REV LEVEL	00
SHEET SIZE	C

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE - \times	NAME J. TAMUL	TITLE DRAFT	DATE	TITLE INFORMATION
TOLERANCE: MAX ± .008 XX ± .002 X ± .001 ANGLES ± 1° UNLESS OTHERWISE SPECIFIED	CHK	ENGR		WANGCO 1175 800 BPI MAG TAPE SYSTEM
				TASK NO. 03175 DWG NO. 02-746 C12
				SHEET OF 2-2

A B C D E F G H J K



REVISIONS			
EXTENSIVE CHANGES TO SHT 1, COMPLETELY RE-DRAWN. SEE VOIDED ROO IN FILE			
KP	1/1	4888	MS 10-22-81 RO1

SHEET NO.	2
REV LEVEL	00
SHEET SIZE	C

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

USED IN MANUAL 47-022


UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .005	X ± .03	ANGLES ± 1°
NAME	TITLE	DATE	
K. REED	DES / DFT	10-19-81	TITLE
G. MILLER	SUPV		INFORMATION DRAWING
J. VIGILANTE	CHK		WANGCO DUAL DENSITY
D. FOGGIA	ENG		MAG TAPE SYSTEM
P. ABITANTE	MGR		TASK 03982 (ECN 4888)
R. BARKER	QC		DWG 02-764 RO1 C12

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

NOTES

- 1. INTRA TRANSPORT CABLE CONNECTIONS
- P1B TO P1B
- P6B TO P6B
- P16A TO P16A

REVISIONS



STANDARD 15 INCH
CARD FILE WITH I/O
BUS ON BACK PANEL

CABLE PATH
(NOTE 1)

MAG TAPE
TRANSPORT
TYP

CONTROLLER 35-629
PLUS HALF BD KIT 16-398
PLUG IN ANY I/O SLOT
EITHER SIDE

FORMATTER
CABLE SHIELD HAS BEEN
OMITTED FOR CLARITY
IN THIS VIEW (SEE SHT. 1)

17-408 CABLE
FORMATTER TO
FIRST TAPE TRANSPORT

17-406 CABLE
CONTROLLER TO
FORMATTER

CONTROL CABLING


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-

TOLERANCE:
.015 ± .002
.01 ± .002
.005 ± .002
ANGLES ± 1°
UNLESS OTHERWISE SPECIFIED

NAME	TITLE	DATE
J. TAMUL	DRAFT	
	CHK	
	ENGR	

TITLE INFORMATION		SHEET OF
MAGNETO DUAL DENSITY MAG TAPE SYSTEM		
DATE	03/75	
NO.	02-764 C/R	2-2



REVISIONS			
PRE PRODUCTION APPROVAL	DEV	INIT DATE	28-81
	PROD	DATE	2/28/81
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE ROO MICROFILM COPY, REVISED SHT. 2			
JT	4868	R	10-15-81 RO1
RELEASED FOR PRODUCTION			
MFG. ENG.		DATE	12/9/81
REVISED SHT 2.			
KR	5050	R	5-17-82 RO2

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 3/16	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J. TAMUL	DES / DFT	8-10-81
R. CERO	SUPV	12-8-81
	CHK	
R. DENGEL	ENG	12-8-81
P. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-4-81

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."

TITLE INFORMATION DWG.		
DISC EXPANSION, 56" CABINET MOD 3210		
TASK	03175	SHT
DWG	02-761P02	D12 1-2

NOTES
 1. STABILIZER LEGS ARE REQUIRED FOR ALL DISC EXPANSION 56" CABINETS. SEE INSTALLATION DRAWING 16-832

REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

BRUNING 44-131 40779



REVISIONS					
EXTENSIVE CHANGES FOR PREVIOUS REV SEE ROO MICROFILM COPY.					
JT	J.P.	4868	R	10-15-81	ROI
EXTENSIVE CHANGES FOR PREVIOUS REV SEE ROI MICROFILM COPY.					
JAI	J	5050	F	4 12 81	RO2

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE
 INFORMATION DWG.
 56" CABINET EXP

DRAFTER J TAMULEVICIUS	TASK 03175	SHT 2-2
DATE 6-29-81	DWG 02-761R02	D12

NOTES

DRAWING 44-131-00793-2

REVISIONS		
PRE	INIT	DATE
PRODUCTION	DEV	8-28-81
APPROVAL	PROD	8/28/81
AREA D4, RMVD, ITEM 7, 4 PLS.		
AREA J2, RMVD, ITEM 2		
CHANGED ITEM 1 PICTORIALY		
JT 100.P.198681R 10-15-81 ROT		
RELEASED FOR PRODUCTION		
MFG. ENG.		DATE 12/9/81



1
(REMOVE MAGNETIC CATCH
BRACKET ON FRONT OF
CABINET)
SEE NOTE 1

USED IN MANUAL 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

02-756 F02	INTERNATIONAL, 208V
02-756 F01	DOMESTIC, 208V
PART NO	DESCRIPTION
VARIATION TABLE	

NOTES
1. ITEMS 3-10 TO BE INSTALLED PER 02-756 D12, SHEET 2

UNLESS OTHERWISE SPECIFIED			
SCALE: 3/16	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03	ANGLES ± 1°
.XX ± .02			
NAME	TITLE	DATE	
J TAMUL	DES / DFT	6-5-81	
R CERO	SUPV	12-8-81	
	CHK		
R DENGEL	ENG	12-8-81	
P ABITANTE	MGR	12-8-81	
R BARKER	QC	12-4-81	


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE ASSEMBLY	SHT
MOD 3210 DOUBLE DISC	1 - 1
EXPANSION CABINET	
TASK 03175	
DWG 02-756R01 C03	

A B C D E F G H J K L M N

1
2
3
4
5
6
7
8
9

EXPANSION CABINET
02-756F01, DOUBLE DISC, DOMESTIC
02-756F02, DOUBLE DISC, INTERNATIONAL




PREFERRED LOCATION FOR
DOUBLE DISC EXPANSION
CABINET

CPU CABINET

I/O EXPANSION
CABINET

FRONT VIEW



SECTION A-A

WHEN BOLTING CABINETS TOGETHER;
REMOVE APPROPRIATE HOLE PLUGS
AND SIDE SKINS.
BOLT TOGETHER WITH:
1 EA. 5/16-18 X 3/4 HEX HEAD BOLT, 16-410FC1
2 EA. 5/16 EXTERNAL TOOTH LOCKWASHER, 16-380F05
1 EA. 5/16-18 HEX NUT, 16-058F05

REVISIONS				
PRE PRODUCTION APPROVAL	INIT DEV	DATE		
	DEV	8-28-81		
	PROD	8/28/81		
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE ROO MICROFILM COPY. REVISED SHEET 2				
JT	UAP	486B	R	10-15-81 ROI
RELEASED FOR PRODUCTION				
MFG. ENG. <i>MJR</i>			DATE 12/1/81	
REVISED SHT 2				
KR	8/1	5050	R	5-17-82 RO2 X

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/4	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
J TAMUL	DES/DFT	6-8-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-4-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."


TITLE	INFORMATION DWG. DOUBLE DISC EXPANSION MOD 3210 , 208V
TASK	03175
DWG	02-756 R02
SHT	1-2

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

NOTES

A B C D E F G H J K L M N R S

BRUNING 44-131 40579



REVISIONS				
EXTENSIVE CHANGES FOR PREVIOUS REV SEE ROO MICROFILM COPY.				
JT	VJR	4868	R	10-15-81 RO1
EXTENSIVE CHANGES FOR PREVIOUS REV SEE RO1 MICROFILM COPY				
JAH	JJ	5050	R	4 8 82 RO2

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
 DOUBLE DISC EXPANSION
 MOD 3210 , 208V.

DRAFTER	J. TAMULEVICIUS	TASK	03175	SHT	2-2
DATE	6-9-81	DWG	02-756 R02	D12	


NOTES

BRUNING 44131 42972

REAR VIEW

CPU CABINET (REF)

DOUBLE DISC EXPANSION CABINET



REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE
DEV	7-25-81
PROD	9/25/81
RELEASED FOR PRODUCTION	
MFG. ENG.	DATE
JHH	9/16 R 7-19-82
EXTENSIVE CHG'S MADE. SEE ROD MICROFILM:	


METRIC

USED IN MANUAL: 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 3/8	TOLERANCE:	
	INCHES	MILLIMETERS
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005	.XX ± .13
	.XX ± .02	.X ± .5
	.X ± .03	X ± .8
NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-2-81
R. CERO	SUPV	12-8-81
	CHK	
D. FOGGIA	ENG	12-8-81
P. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-7-81

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."



PART NO.	DESCRIPTION
09-142F01	AS SHOWN (208V DOMESTIC)
VARIATION TABLE	

MILLIMETERS	INCHES
362.0	14.25

TITLE	
ASSEMBLY BASIC CABINET (REMOVABLE SIDE SKINS)	
TASK	SHT
03175	1-1
DWG 09-142 RO1	003

NOTES


DRAWING 44-131-4079

A B C D E F G H J K L M N


1
2
3
4
5
6
7
8
9

REVISIONS				
PRE PRODUCTION APPROVAL	INIT DEV PROD	DATE		
		8-28-81		
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R00 MICROFILM COPY, REVISED SHT. 2				
JT	UJA	4868	R	10-15-81 R01
REVISED SHT. 2				
JT	UJA	4913	R	12-3-81 R02
RELEASED FOR PRODUCTION				
MFG. ENG. MAJ		DATE 12/9/81		
REVISED SHT 2				
KR	UJA	5050	R	5-17-82 R03

EXPANSION CABINET (REF.)
 02-755F01, SINGLE DISC, DOMESTIC
 02-755F02, SINGLE DISC, INTERNATIONAL
 02-755F03, I/O & SINGLE DISC, DOMESTIC
 02-755F04 I/O & SINGLE DISC, INTERNATIONAL



FRONT VIEW
 CPU CABINET
 PREFERRED LOCATION FOR SINGLE DISC EXPANSION OR I/O & SINGLE DISC EXPANSION CABINET



WHEN BOLTING CABINETS TOGETHER; REMOVE APPROPRIATE HOLE PLUGS AND SIDE SKINS.
 BOLT TOGETHER WITH:
 1 EA, 5/16-18 X 3/4" HEX HEAD BOLT, 16-410F01
 2 EA, 5/16 EXTERNAL TOOTH LOCKWASHER, 16-380F05
 1 EA, 5/16-18 HEX NUT, 16-058F05

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/4	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
J TAMUL	DES / DFT	6-8-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-4-81

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION

2	SHEET NO.
03	REV. LEVEL
D	SHEET SIZE


THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

TITLE		
INFORMATION DWG.		
SINGLE DISC EXPANSION OR I/O & SINGLE DISC EXPANSION CABINET		
MOD 3210, 208V		
TASK 03175	SHT	
DWG 02-755R03	D12	1-2

NOTES

A B C D E F G H J K L M N R S

DRAWING 44-131 40579



REVISIONS			
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R01 MICROFILM COPY.			
JT	4913	R	12-3-81 R02K
EXTENSIVE CHANGES FOR PREVIOUS REV. SEE R02 MICROFILM COPY.			
JAH	5050	R	4-8-82 R03

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."



TITLE INFORMATION DWG.		SHT
SINGLE DISC EXPANSION OR I/O & SINGLE DISC EXPANSION CABINET MOD 3210, 208V		
DRAFTER	TASK	2-2
J TAMULEVICIUS	03175	
DATE	DWG	D12
6-9-81	02-755R03	

NOTES 1. SEE 02-754 D12, SHT. 3 FOR TYPICAL I/O CABLE AND TERMINATOR CONFIGURATIONS.

DRAWING 44-131-4257-2

A B C D E F G H J K

REVISIONS		
PRE APPROVAL	UNIT	DATE
DEV	8208	8/28/81
PROD	MJO	8/28/81
AREA D4, RMVD. ITEM 6, 4 PLS. AREA J4, RMVD. ITEM 3 CHANGED ITEM 1, PICTORIALY REVISED SHEET 2		
JT	4868	10-15-81 RO1
REVISED SHT. 2		
JT	4913	12-3-81 RO2K
RELEASED FOR PRODUCTION		
MFG. ENG.	MJO	DATE 12/9/81



METRIC

USED IN MANUAL 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

PART NO	DESCRIPTION
02-755 F04	AS SHOWN, SHT. 2 (I/O # SINGLE DISC, INTERNATIONAL, 208V)
02-755 F03	AS SHOWN, SHT. 2 (I/O # SINGLE DISC, DOMESTIC, 208V)
02-755 F02	AS SHOWN, SHT. 1 (SINGLE DISC, INTERNATIONAL, 208V)
02-755 F01	AS SHOWN, SHT. 1 (SINGLE DISC, DOMESTIC, 208V)

7

NOTES
1. ITEMS 7-1 TO BE INSTALLED PER 02-755 D12

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.



UNLESS OTHERWISE SPECIFIED		
SCALE	MILLIMETERS	INCHES
3/16		
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13 .X ± .5 .X ± .8	.XXX ± .005 .XX ± .02 .X ± .03
REV LEVEL	NAME	TITLE
2	J TAMUL	DES / DFT
02	R CERO	SUPV
C	R DENGEL	CHK
	P ABITANTE	ENG
	R BARKER	MGR
		QC

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	SHT
ASSEMBLY	
MOD 3210 SINGLE DISC EXP. CAB. OR I/O # SINGLE DISC EXP. CAB.	
TASK 03175	
DWG 02-755 R02 C03	1-2

MILLIMETERS	INCHES
279.40	11.00

REVISIONS			
CHANGED ITEM I PICTORIALY ADDED DIM, AREA G5, SECTION B-B WAS A-A			
JT	J.P.	4868	R 10-15-81 R01
ADDED ITEMS 15-19 TO NOTE 2			
JT	J.P.	4913	R 12-3-81 R02



- NOTES**
- FOR TERMINATION OF CABLES SEE 02-755 D12
 - ITEMS 7-9,15-19 TO BE INSTALLED PER 02-755D12, SHT. 2


NAME	TITLE	DATE
J TAMUL	DES / DFT	6-5-81
R CERO	SUPV	
R DENGEL	CHK	
P ABITANTE	ENG	
R BARKER	MGR	
	QC	

PERKIN-ELMER
 Computer Systems, Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	ASSEMBLY
	MOD 3210 SINGLE DISC EXP. CAB. OR I/O # SINGLE DISC EXP. CAB.
TASK	03175
DWG	02-755 R02 C03
SHT	2-2

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE
	MAO	8/28/81
THE APPROVAL SIGNATURE AREA'S - ADDED SLEEVING, ITEM 11. ADDED TOLERANCES TO DETAIL & MM CONV. CHART ADDED. USED IN MANUAL NOTE.		
RELEASED FOR PRODUCTION		
MFG. ENG. <i>MJO</i>	DATE 12/8/81	
IN WIRING TABLE, WIRE LENGTHS OF 3 & 4 WERE 30.5:		
5046	R	5-18-82 R02



DETAIL A

METRIC

USED IN MANUAL: 47-022

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE
CABLE, I/O EXP.
(INTERIM)
TASK 03175
DWG 17-597 R02 C03 SHT 1-1

WIRE NO.	SIGNAL	GA.	CC	DR	LENGTH REF.	FROM	STRIP	TO	STRIP	REMARKS
11	SHLDORN	-			12.0	P2E-08	.16	J2E1-08	.16	ITEM 3 (WHT. CONDUCTOR NOT USED)
10	P5USGND	24	E	X		P2E-08		J2E1-08		
9	P5USNS		A	F		P2E-11		J2E1-11		
8	2XLFI		V	WT.		P2E-03		J2E1-03		
7	FFLTØ	24	*			P2E-04		J2E1-04		
6	P5UGND	14				P2E-09		J2E1-09		
5	P5U	14			12.0	P2E-10		J2E1-10		
4	KSONØ(E)	24			32.5	J2E1-01		J2E2-01		
3	PFDTØ(E)		A		32.5	J2E1-02		J2E2-02		
2	PFDTØ		V		12.0	P2E-02		J2E1-02		
1	KSONØ	24	W	WT.	12.0	P2E-01	.16	J2E1-01	.16	


WIRING TABLE

NOTES 1. IDENTIFY AS SHOWN.

UNLESS OTHERWISE SPECIFIED			
SCALE:	DIMENSIONS ARE IN INCHES		TOLERANCE:
30.5	775		INCH ±.005
30.0	762		MM .X ±.5
12.0	305		.XX ±.05
11.5	292		X ±.05
6.0	152		
2.0	50.8		
.5	12.7		
.16	4.0		
.125	3.2		
INCH	MM		

NAME	TITLE	DATE
W. FRASER	DES / DFT	8-7-81
R. CERO	SUPV	12-8-81
	CHK	
D. FOGGIA	ENG	12-8-81
P. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-8-81

BRUNING 44-131-0579



REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE DEV 12-18-81 ENG
RELEASED FOR PRODUCTION	
MFG. ENG.	DATE 3-3-82

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

USED IN MANUAL : 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
J. TAMUL	DES / DET	11-5-81
R. CERO	SUPV	2-19-82
	CHK	
R. DENGEL	ENG	2-19-82
P. ABITANTE	MGR	2-19-82
R. BARKER	QC	2-19-82


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

NOTES

TITLE SCHEMATIC CONTROL PANEL	
TASK 0313i	SHT 1-1
DWG 09-14f	B08

MILLIMETERS	INCHES
5.08	.20
7.62	.30
349.25	13.75
361.95	14.25

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE 9-25-81
	PROD	DATE 9/25/81
IN AREA J5, FAN ASS'Y WAS PICTORIALY SHOWN MOUNTED TO CABINET FROM INSIDE.		
VT	CAF	4913 R 12-8-81 ROI
RELEASED FOR PRODUCTION		
MFG. ENG.		DATE 12/18/81



USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13 .X ± .5 .X ± .8	.XXX ± .005 .XX ± .02 .X ± .03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-5-81
R. CERO	SUPV	12-18-81
	CHK	
D. FOGGIA	ENG	12-18-81
P. ABITANTE	MGR	12-18-81
R. BARKER	QC	12-17-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

PART NO	DESCRIPTION
01-196F02	INTERNATIONAL
VARIATION TABLE	

NOTES 1. SEE 01-196 DI2, SHT. 3 FOR TERMINATION OF CABLES.

12	1	SHEET NO
00	01	REV. LEVEL
D	D	SHEET SIZE

REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT


TITLE	
ASSEMBLY, BASIC SYSTEM CABINET W/O DFW MOD 3210, 208V	
TASK 03175	SHT 1-2
DWG 01-196 ROI	D03

DRAWING 44-131 42679

A B C D E F G H I J K L M N

1
2
3
4
5
6
7
8
9

REVISIONS



REAR VIEW

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE ASSEMBLY, BASIC
SYSTEM CABINET W/O DFU
MOD 3210, 208V

NOTES

DRAFTER	J TAMULEVICIUS	
DATE	TASK 03175	SHT
9-2-81	DWG 01-196	DO3 2-2

A B C D E F G H I J K L M N R S

BRUNING 44-131-4079-2



MILLIMETERS	INCHES
526.55	20.75
482.60	19.00
361.95	14.25
349.25	13.75

REVISIONS			
PRE	INT	DATE	
PRODUCTION	DEV	9-25-81	
APPROVAL	PROD	9/25/81	
IN AREA F6, CPU-A (REF.) WAS 35-798			
VT	4803	R	12-8-81 RO1
IN AREA J5, FAN ASS'Y WAS PICTORIALLY SHOWN MOUNTED TO CABINET FROM INSIDE, REVISED SHT. 3			
VT	4913	R	12-8-81 RO2 X
RELEASED FOR PRODUCTION			
MFG. ENG. <i>MJD</i>		DATE 12/18/81	
EXTENSIVE CHANGE MADE: SEE MICRO FILM R02: REV'D SHTS 2 & 3:			
JAH	5050	R	9-7-82 R03 X

METRIC

USED IN MAUNAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX±.13 .X ±.5 .X ±.8	.XXX±.005 .XX ±.02 .X ±.03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-10-81
R. CERO	SUPV	12-18-81
	CHK	
D. FOGGIA	ENG	12-18-81
P. ABITANTE	MGR	12-18-81
R. BARKER	QC	12-17-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SHEET NO.	1	2	3
REV. LEVEL	3	1	2
SHEET SIZE	D	D	D


NOTES

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.


TITLE	
INFORMATION DWG. W/O DFU MOD 3210, 208V	
TASK 03175	SHT
DWG 01-196 R03	D12 1-3

DRAWING 44-131-40279

REVISIONS			
EXTENSIVE CHANGES MADE: SEE MICROFILM R00:			
JAN 81	5050	R	4-7-82 R01




DETAIL C



REAR

- SHIELDED CABLE A & B ASSY. 8 FT. 17-447F03 M01 (REF)
- GND. CABLE, 42" 17-295F05 (REF) (TERMINATE AT UNI-POINT GROUND)
- MOUNTING KIT, 16-871 FROM 02-744 (REF)
- PWR. EXP. SLAVE 02-744 (REF)

BASIC CABINET



SECTION B-B

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
MOD 3210 , 208V
TASK 03175
DWG 01-196 R01 D12 SHT 2-3

NOTES	DRAFTER	J. TAMULEVICIUS
	DATE	9-11-81
	BRUNING 44-131 40279-2	

A B C D E F G H J K L M N

REVISIONS				
AREA EG, FAN ASS'Y WAS PICTORIALLY SHOWN MOUNTED TO CABINET FROM INSIDE.				
VT	CAF	4913	R	12-8-81 R01
EXT. CHANGES MADE: SEE MICRO FILM R01				
JAH		5050	R	4-7-82 R02



PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

BASIC CABINET


- NOTES**
1. CONNECT B TO C, TO POWER PSU FROM P5 IF P.S. 02-743F01 (P5 ONLY) IS USED.
 2. CONNECT A TO C, WHEN P.S. 02 743F02 (P5/PSU) IS USED.

TITLE		INFORMATION DWG. MOD 3210, 208V	
DRAFTER	J TAMULEVICIUS	TASK	03175
DATE	9-15-81	DWG	01-196 R02
SHT	3-3	D12	

A B C D E F G H J K L M N

MILLIMETERS	INCHES
5.08	.20
7.62	.30
349.25	13.75
361.95	14.25

REVISIONS			
PRE PRODUCTION APPROVAL	DEV	INIT	DATE
		9/11	9-25-81
IN AREA JS, FAN ASS'Y WAS PICTORIALLY SHOWN MOUNTED TO CABINET FROM INSIDE.			
VT	CAF	4913	R 12-8-81 ROI
RELEASED FOR PRODUCTION			
MFG. ENG. <i>MJ</i>			DATE 12/18/81



USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.xx ± .13	.xxx ± .005
	.x ± .5	.xx ± .02
	x ± .8	.x ± .03

NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-5-81
R. CERO	SUPV	12-19-81
	CHK	
D. FOGGIA	ENG	12-18-81
P. ABITANTE	MGR	12-18-81
R. BARKER	QC	12-17-81

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. NO REPRODUCTION OR DISTRIBUTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

01-197F02	INTERNATIONAL
-----------	---------------

PART NO	DESCRIPTION
VARIATION TABLE	

NOTES 1. SEE 01-197 D12, SHT. 3 FOR TERMINATION OF CABLES.

2	1	SHEET NO
00	01	REV. LEVEL
D	D	SHEET SIZE

REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT

TITLE ASSEMBLY, BASIC SYSTEM CABINET W/DFU MOD 3210, 208V


TASK	03175	SHT	1-2
DWG	01-197 ROI	DO3	

DRAWING 44-131 4079

A B C D E F G H J K L M N

1
2
3
4
5
6
7
8
9

REVISIONS



REAR VIEW

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE ASSEMBLY, BASIC SYSTEM CABINET W/DFU MOD 3210, 208V

NOTES

DRAFTER	J. TAMULEVICIUS	TASK	03175	SHT	2-2
DATE	9-2-81	DWG	01-197	D03	

A B C D E F G H J K L M N R S

BRUNING 44-131-406752



REVISIONS			
PRE PRODUCTION APPROVAL	DEV ENG	INIT	DATE
			9-22-81
REVISED SHT 4.			
JLV	DF	4915	M 12-10-81 ROI X
RELEASED FOR PRODUCTION			
DEV. ENG.		DATE	

USED IN MANUAL: 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: NONE	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
B. LUSK	J. VERBOSH	DES / DFT 4/6/81
R. CERO	SUPV	
E. GREENSTEIN	TEST	
M. MANGIONE	ENG	
P. OBRDA	MGR	
R.A. BARKER	QC	

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."
 OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE		DFU
		BACKPANEL MAP
		W / HPFPP
TASK 03179	SHT	
DWG 01-197 ROI DOB	1-4	

NOTES: THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

REVISION	1	0	0	1
SHEET	1	2	3	4

ENGINE 44-131-40279

BRUNING 44.131-40579

TITLE BOARD LOC TERM	I/O 00		I/O 01		I/O 02		I/O 03		I/O 04		I/O 05		TITLE BOARD LOC TERM	
	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO		
00	GND		GND		GND		GND		GND		GND		00	P5
01	GND		GND		GND		GND		GND		GND		01	P5
02	GND		GND		GND		GND		GND		GND		02	P5
03	GND		GND		GND		GND		GND		GND		03	P5
04	GND		GND		GND		GND		GND		GND		04	P5
05	GND		GND		GND		GND		GND		GND		05	P5
06	GND		GND		GND		GND		GND		GND		06	P5
07	GND		GND		GND		GND		GND		GND		07	P5
08	GND		GND		GND		GND		GND		GND		08	P5
09	GND		GND		GND		GND		GND		GND		09	P5
10	GND		GND		GND		GND		GND		GND		10	P5
11	GND		GND		GND		GND		GND		GND		11	P5
12	GND		GND		GND		GND		GND		GND		12	P5
13	GND		GND		GND		GND		GND		GND		13	P5
14	GND		GND		GND		GND		GND		GND		14	P5
15	GND		GND		GND		GND		GND		GND		15	P5
16	GND		GND		GND		GND		GND		GND		16	P5
17	GND		GND		GND		GND		GND		GND		17	P5
18	GND		GND		GND		GND		GND		GND		18	P5
19	GND		GND		GND		GND		GND		GND		19	P5
20	GND		GND		GND		GND		GND		GND		20	P5
21	GND		GND		GND		GND		GND		GND		21	P5
22	GND		GND		GND		GND		GND		GND		22	P5
23	GND		GND		GND		GND		GND		GND		23	P5
24	GND		GND		GND		GND		GND		GND		24	P5
25	GND		GND		GND		GND		GND		GND		25	P5
26	GND		GND		GND		GND		GND		GND		26	P5
27	GND		GND		GND		GND		GND		GND		27	P5
28	GND		GND		GND		GND		GND		GND		28	P5
29	GND		GND		GND		GND		GND		GND		29	P5
30	GND		GND		GND		GND		GND		GND		30	P5
31	GND		GND		GND		GND		GND		GND		31	P5
32	GND		GND		GND		GND		GND		GND		32	P5
33	GND		GND		GND		GND		GND		GND		33	P5
34	GND		GND		GND		GND		GND		GND		34	P5
35	GND		GND		GND		GND		GND		GND		35	P5
36	GND		GND		GND		GND		GND		GND		36	P5
37	GND		GND		GND		GND		GND		GND		37	P5
38	GND		GND		GND		GND		GND		GND		38	P5
39	GND		GND		GND		GND		GND		GND		39	P5
40	GND		GND		GND		GND		GND		GND		40	P5
41	GND		GND		GND		GND		GND		GND		41	P5

ROW	PIN	NO	ROW	NO
00			00	
01			01	
02			02	
03			03	
04			04	
05			05	
06			06	
07			07	
08			08	
09			09	
10			10	
11			11	
12			12	
13			13	
14			14	
15			15	
16			16	
17			17	
18			18	
19			19	

ROW	PIN	NO	ROW	NO
00			00	
01			01	
02			02	
03			03	
04			04	
05			05	
06			06	
07			07	
08			08	
09			09	
10			10	
11			11	
12			12	
13			13	
14			14	
15			15	
16			16	
17			17	
18			18	
19			19	

NOTE 1

TITLE BOARD LOC TERM	I/O 00		I/O 01		I/O 02		I/O 03		I/O 04		I/O 05		TITLE BOARD LOC TERM	
	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO		
00	GND		GND		GND		GND		GND		GND		00	P5
01	GND		GND		GND		GND		GND		GND		01	P5
02	GND		GND		GND		GND		GND		GND		02	P5
03	GND		GND		GND		GND		GND		GND		03	P5
04	GND		GND		GND		GND		GND		GND		04	P5
05	GND		GND		GND		GND		GND		GND		05	P5
06	GND		GND		GND		GND		GND		GND		06	P5
07	GND		GND		GND		GND		GND		GND		07	P5
08	GND		GND		GND		GND		GND		GND		08	P5
09	GND		GND		GND		GND		GND		GND		09	P5
10	GND		GND		GND		GND		GND		GND		10	P5
11	GND		GND		GND		GND		GND		GND		11	P5
12	GND		GND		GND		GND		GND		GND		12	P5
13	GND		GND		GND		GND		GND		GND		13	P5
14	GND		GND		GND		GND		GND		GND		14	P5
15	GND		GND		GND		GND		GND		GND		15	P5
16	GND		GND		GND		GND		GND		GND		16	P5
17	GND		GND		GND		GND		GND		GND		17	P5
18	GND		GND		GND		GND		GND		GND		18	P5
19	GND		GND		GND		GND		GND		GND		19	P5
20	GND		GND		GND		GND		GND		GND		20	P5
21	GND		GND		GND		GND		GND		GND		21	P5
22	GND		GND		GND		GND		GND		GND		22	P5
23	GND		GND		GND		GND		GND		GND		23	P5
24	GND		GND		GND		GND		GND		GND		24	P5
25	GND		GND		GND		GND		GND		GND		25	P5
26	GND		GND		GND		GND		GND		GND		26	P5
27	GND		GND		GND		GND		GND		GND		27	P5
28	GND		GND		GND		GND		GND		GND		28	P5
29	GND		GND		GND		GND		GND		GND		29	P5
30	GND		GND		GND		GND		GND		GND		30	P5
31	GND		GND		GND		GND		GND		GND		31	P5
32	GND		GND		GND		GND		GND		GND		32	P5
33	GND		GND		GND		GND		GND		GND		33	P5
34	GND		GND		GND		GND		GND		GND		34	P5
35	GND		GND		GND		GND		GND		GND		35	P5
36	GND		GND		GND		GND		GND		GND		36	P5
37	GND		GND		GND		GND		GND		GND		37	P5
38	GND		GND		GND		GND		GND		GND		38	P5
39	GND		GND		GND		GND		GND		GND		39	P5
40	GND		GND		GND		GND		GND		GND		40	P5
41	GND		GND		GND		GND		GND		GND		41	P5

ROW	PIN	NO	ROW	NO
00			00	
01			01	
02			02	
03			03	
04			04	
05			05	
06			06	
07			07	
08			08	
09			09	
10			10	
11			11	
12			12	
13			13	
14			14	
15			15	
16			16	
17			17	
18			18	
19			19	

ROW	PIN	NO	ROW	NO
00			00	
01			01	
02			02	
03			03	
04			04	
05			05	
06			06	
07			07	
08			08	
09			09	
10			10	
11			11	
12			12	
13			13	
14			14	
15			15	
16			16	
17			17	
18			18	
19			19	

REVISIONS	
01	C4
02	PFDTØ
03	
04	

J2	
PIN	FUNCTION
01	C4
02	PFDTØ
03	2XLFI
04	
05	
06	
07	GND
08	GND SENSE
09	GND
10	P5U
11	P5U SENSE
12	P5U

J3		
A	B	C
SPARE	P5	P5U

J4M, J4S, J5	
PIN	FUNCTION
01	GND
02	GND
03	GND
04	GND
05	GND
06	GND
07	P5 SENSE
08	CHS. GND
09	GND SENSE
10	P5
11	P5
12	P5
13	P5
14	P5
15	P5

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE BACKPANEL MAP-DFU W/HPFPF

TASK 03179 SHT 2-4
 DWG01-197 D08

REVISIONS
 ADDED MNEMONIC TO: CONN 0, SLOT 14, ROW 1, PIN 26; CONN 01, SLOT 12, ROW 1, PIN 32 & 09; 4, SLOT 14, ROW 2, PIN 07.
 JLV [Signature] 4915 M 12-10-81 ROI X


SEE NOTE 1

ROW	NO	ROW
LSUI	00	GND
SCATN	01	GND
RCATN	02	GND
PFDT	03	GND
SINGL	04	GND
P5	05	GND
FAULT	06	GND
WATT	07	GND
PPFF	08	GND
C4	09	GND
P5U	10	*KEY
	11	GND
	12	GND

TITLE BOARD LOC	ROW 1	ROW 2	CPU-C	CPU-D	LBC	SBC/STM	TITLE BOARD LOC	ROW 1	ROW 2	CONN
00	GND	GND	ROW 1	ROW 1	ROW 1	ROW 1	00	GND	ROW 1	00
01	LMA070	LMA080	GND	GND	GND	GND	01	LMA050	LMA060	01
02	LMA110	LMA120	LMA100	LMA110	LMA120	LMA130	02	LMA100	LMA110	02
03	LMA150	LMA160	LMA140	LMA150	LMA160	LMA170	03	LMA140	LMA150	03
04	LMA190	LMA200	LMA180	LMA190	LMA200	LMA210	04	LMA180	LMA190	04
05	LMA230	LMA240	LMA220	LMA230	LMA240	LMA250	05	LMA220	LMA230	05
06	LMA270	LMA280	LMA260	LMA270	LMA280	LMA290	06	LMA260	LMA270	06
07	LMA310	LMA320	LMA300	LMA310	LMA320	LMA330	07	LMA300	LMA310	07
08	LMA350	LMA360	LMA340	LMA350	LMA360	LMA370	08	LMA340	LMA350	08
09	LMA390	LMA400	LMA380	LMA390	LMA400	LMA410	09	LMA380	LMA390	09
10	LMA430	LMA440	LMA420	LMA430	LMA440	LMA450	10	LMA420	LMA430	10
11	LMA470	LMA480	LMA460	LMA470	LMA480	LMA490	11	LMA460	LMA470	11
12	LMA510	LMA520	LMA500	LMA510	LMA520	LMA530	12	LMA500	LMA510	12
13	LMA550	LMA560	LMA540	LMA550	LMA560	LMA570	13	LMA540	LMA550	13
14	LMA590	LMA600	LMA580	LMA590	LMA600	LMA610	14	LMA580	LMA590	14
15	LMA630	LMA640	LMA620	LMA630	LMA640	LMA650	15	LMA620	LMA630	15
16	LMA670	LMA680	LMA660	LMA670	LMA680	LMA690	16	LMA660	LMA670	16
17	LMA710	LMA720	LMA700	LMA710	LMA720	LMA730	17	LMA700	LMA710	17
18	LMA750	LMA760	LMA740	LMA750	LMA760	LMA770	18	LMA740	LMA750	18
19	LMA790	LMA800	LMA780	LMA790	LMA800	LMA810	19	LMA780	LMA790	19
20	LMA830	LMA840	LMA820	LMA830	LMA840	LMA850	20	LMA820	LMA830	20
21	LMA870	LMA880	LMA860	LMA870	LMA880	LMA890	21	LMA860	LMA870	21
22	LMA910	LMA920	LMA900	LMA910	LMA920	LMA930	22	LMA900	LMA910	22
23	LMA950	LMA960	LMA940	LMA950	LMA960	LMA970	23	LMA940	LMA950	23
24	LMA990	LMA1000	LMA980	LMA990	LMA1000	LMA1010	24	LMA980	LMA990	24
25	LMA1030	LMA1040	LMA1020	LMA1030	LMA1040	LMA1050	25	LMA1020	LMA1030	25
26	LMA1070	LMA1080	LMA1060	LMA1070	LMA1080	LMA1090	26	LMA1060	LMA1070	26
27	LMA1110	LMA1120	LMA1100	LMA1110	LMA1120	LMA1130	27	LMA1100	LMA1110	27
28	LMA1150	LMA1160	LMA1140	LMA1150	LMA1160	LMA1170	28	LMA1140	LMA1150	28
29	LMA1190	LMA1200	LMA1180	LMA1190	LMA1200	LMA1210	29	LMA1180	LMA1190	29
30	LMA1230	LMA1240	LMA1220	LMA1230	LMA1240	LMA1250	30	LMA1220	LMA1230	30
31	LMA1270	LMA1280	LMA1260	LMA1270	LMA1280	LMA1290	31	LMA1260	LMA1270	31
32	LMA1310	LMA1320	LMA1300	LMA1310	LMA1320	LMA1330	32	LMA1300	LMA1310	32
33	LMA1350	LMA1360	LMA1340	LMA1350	LMA1360	LMA1370	33	LMA1340	LMA1350	33
34	LMA1390	LMA1400	LMA1380	LMA1390	LMA1400	LMA1410	34	LMA1380	LMA1390	34
35	LMA1430	LMA1440	LMA1420	LMA1430	LMA1440	LMA1450	35	LMA1420	LMA1430	35
36	LMA1470	LMA1480	LMA1460	LMA1470	LMA1480	LMA1490	36	LMA1460	LMA1470	36
37	LMA1510	LMA1520	LMA1500	LMA1510	LMA1520	LMA1530	37	LMA1500	LMA1510	37
38	LMA1550	LMA1560	LMA1540	LMA1550	LMA1560	LMA1570	38	LMA1540	LMA1550	38
39	LMA1590	LMA1600	LMA1580	LMA1590	LMA1600	LMA1610	39	LMA1580	LMA1590	39
40	LMA1630	LMA1640	LMA1620	LMA1630	LMA1640	LMA1650	40	LMA1620	LMA1630	40
41	LMA1670	LMA1680	LMA1660	LMA1670	LMA1680	LMA1690	41	LMA1660	LMA1670	41
42	LMA1710	LMA1720	LMA1700	LMA1710	LMA1720	LMA1730	42	LMA1700	LMA1710	42
43	LMA1750	LMA1760	LMA1740	LMA1750	LMA1760	LMA1770	43	LMA1740	LMA1750	43

TITLE BOARD LOC	ROW 1	ROW 2	CPU-C	CPU-D	LBC	SBC/STM	TITLE BOARD LOC	ROW 1	ROW 2	CONN
00	GND	GND	ROW 1	ROW 1	ROW 1	ROW 1	00	GND	ROW 1	00
01	LMA070	LMA080	GND	GND	GND	GND	01	LMA050	LMA060	01
02	LMA110	LMA120	LMA100	LMA110	LMA120	LMA130	02	LMA100	LMA110	02
03	LMA150	LMA160	LMA140	LMA150	LMA160	LMA170	03	LMA140	LMA150	03
04	LMA190	LMA200	LMA180	LMA190	LMA200	LMA210	04	LMA180	LMA190	04
05	LMA230	LMA240	LMA220	LMA230	LMA240	LMA250	05	LMA220	LMA230	05
06	LMA270	LMA280	LMA260	LMA270	LMA280	LMA290	06	LMA260	LMA270	06
07	LMA310	LMA320	LMA300	LMA310	LMA320	LMA330	07	LMA300	LMA310	07
08	LMA350	LMA360	LMA340	LMA350	LMA360	LMA370	08	LMA340	LMA350	08
09	LMA390	LMA400	LMA380	LMA390	LMA400	LMA410	09	LMA380	LMA390	09
10	LMA430	LMA440	LMA420	LMA430	LMA440	LMA450	10	LMA420	LMA430	10
11	LMA470	LMA480	LMA460	LMA470	LMA480	LMA490	11	LMA460	LMA470	11
12	LMA510	LMA520	LMA500	LMA510	LMA520	LMA530	12	LMA500	LMA510	12
13	LMA550	LMA560	LMA540	LMA550	LMA560	LMA570	13	LMA540	LMA550	13
14	LMA590	LMA600	LMA580	LMA590	LMA600	LMA610	14	LMA580	LMA590	14
15	LMA630	LMA640	LMA620	LMA630	LMA640	LMA650	15	LMA620	LMA630	15
16	LMA670	LMA680	LMA660	LMA670	LMA680	LMA690	16	LMA660	LMA670	16
17	LMA710	LMA720	LMA700	LMA710	LMA720	LMA730	17	LMA700	LMA710	17
18	LMA750	LMA760	LMA740	LMA750	LMA760	LMA770	18	LMA740	LMA750	18
19	LMA790	LMA800	LMA780	LMA790	LMA800	LMA810	19	LMA780	LMA790	19
20	LMA830	LMA840	LMA820	LMA830	LMA840	LMA850	20	LMA820	LMA830	20
21	LMA870	LMA880	LMA860	LMA870	LMA880	LMA890	21	LMA860	LMA870	21
22	LMA910	LMA920	LMA900	LMA910	LMA920	LMA930	22	LMA900	LMA910	22
23	LMA950	LMA960	LMA940	LMA950	LMA960	LMA970	23	LMA940	LMA950	23
24	LMA990	LMA1000	LMA980	LMA990	LMA1000	LMA1010	24	LMA980	LMA990	24
25	LMA1030	LMA1040	LMA1020	LMA1030	LMA1040	LMA1050	25	LMA1020	LMA1030	25
26	LMA1070	LMA1080	LMA1060	LMA1070	LMA1080	LMA1090	26	LMA1060	LMA1070	26
27	LMA1110	LMA1120	LMA1100	LMA1110	LMA1120	LMA1130	27	LMA1100	LMA1110	27
28	LMA1150	LMA1160	LMA1140	LMA1150	LMA1160	LMA1170	28	LMA1140	LMA1150	28
29	LMA1190	LMA1200	LMA1180	LMA1190	LMA1200	LMA1210	29	LMA1180	LMA1190	29
30	LMA1230	LMA1240	LMA1220	LMA1230	LMA1240	LMA1250	30	LMA1220	LMA1230	30
31	LMA1270	LMA1280	LMA1260	LMA1270	LMA1280	LMA1290	31	LMA1260	LMA1270	31
32	LMA1310	LMA1320	LMA1300	LMA1310	LMA1320	LMA1330	32	LMA1300	LMA1310	32
33	LMA1350	LMA1360	LMA1340	LMA1350	LMA1360	LMA1370	33	LMA1340	LMA1350	33
34	LMA1390	LMA1400	LMA1380	LMA1390	LMA1400	LMA1410	34	LMA1380	LMA1390	34
35	LMA1430	LMA1440	LMA1420	LMA1430	LMA1440	LMA1450	35	LMA1420	LMA1430	35
36	LMA1470	LMA1480	LMA1460	LMA1470	LMA1480	LMA1490	36	LMA1460	LMA1470	36
37	LMA1510	LMA1520	LMA1500	LMA1510	LMA1520	LMA1530	37	LMA1500	LMA1510	37
38	LMA1550	LMA1560	LMA1540	LMA1550	LMA1560	LMA1570	38	LMA1540	LMA1550	38
39	LMA1590	LMA1600	LMA1580	LMA1590	LMA1600	LMA1610	39	LMA1580	LMA1590	39
40	LMA1630	LMA1640	LMA1620	LMA1630	LMA1640	LMA1650	40	LMA1620	LMA1630	40
41	LMA1670	LMA1680	LMA1660	LMA1670	LMA1680	LMA1690	41	LMA1660	LMA1670	41
42	LMA1710	LMA1720	LMA1700	LMA1710	LMA1720	LMA1730	42	LMA1700	LMA1710	42
43	LMA1750	LMA1760	LMA1740	LMA1750	LMA1760	LMA1770	43	LMA1740	LMA1750	43

TITLE BOARD LOC	ROW 1	ROW 2	CPU-C	CPU-D	LBC	SBC/STM	TITLE BOARD LOC	ROW 1	ROW 2	CONN
00	GND	GND	ROW 1	ROW 1	ROW 1	ROW 1	00	GND	ROW 1	00
01	LMA070	LMA080	GND	GND	GND	GND	01	LMA050	LMA060	01
02	LMA110	LMA120	LMA100	LMA110	LMA120	LMA130	02	LMA100	LMA110	02
03	LMA150	LMA160	LMA140	LMA150	LMA160	LMA170	03	LMA140	LMA150	03
04	LMA190	LMA200	LMA180	LMA190	LMA200	LMA210	04	LMA180	LMA190	04
05	LMA230	LMA240	LMA220	LMA230	LMA240	LMA250	05	LMA220	LMA230	05
06	LMA270	LMA280	LMA260	LMA270	LMA280	LMA290	06	LMA260	LMA270	06
07	LMA310	LMA320	LMA300	LMA310	LMA320	LMA330	07	LMA300	LMA310	07
08	LMA350	LMA360	LMA340	LMA350	LMA360	LMA370	08	LMA340	LMA350	08
09	LMA390	LMA400	LMA380	LMA390	LMA400	LMA410	09	LMA380	LMA390	09
10	LMA430	LMA440	LMA420	LMA430	LMA440	LMA450	10	LMA420	LMA430	10
11	LMA470	LMA480	LMA460	LMA470	LMA480	LMA490	11	LMA460	LMA470	11
12	LMA510	LMA520	LMA500	LMA510	LMA520	LMA530	12	LMA500	LMA510	12
13	LMA550	LMA560	LMA540	LMA550	LMA560	LMA570	13	LMA540	LMA550	13
14	LMA590	LMA600	LMA580	LMA590	LMA600	LMA610	14	LMA580	LMA590	14
15	LMA630	LMA640	LMA620	LMA630	LMA640	LMA650	15	LMA620	LMA630	15
16	LMA670	LMA680	LMA660	LMA670	LMA680	LMA690	16	LMA660	LMA670	16
17	LMA710	LMA720	LMA700	LMA710	LMA720	LMA730	17	LMA700	LMA710	17
18	LMA750	LMA760	LMA740	LMA750	LMA760	LMA770	18	LMA740	LMA750	18
19	LMA790	LMA800	LMA780	LMA790	LMA800	LMA810	19	LMA780	LMA790	19
20	LMA830	LMA840	LMA820	LMA830	LMA840	LMA850	20	LMA820	LMA830	20
21	LMA870	LMA880	LMA860	LMA870	LMA880	LMA890	21	LMA860	LMA870	21
22	LMA910	LMA920	LMA900	LMA910	LMA920	LMA930	22	LMA900	LMA910	22
23	LMA950	LMA960	LMA940	LMA950	LMA960	LMA970	23	LMA940	LMA950	23
24	LMA990	LMA1000	LMA980	LMA990	LMA1000	LMA1010	24	LMA980	LMA990	24
25	LMA1030	LMA1040	LMA1020	LMA1030	LMA1040	LMA1050	25	LMA1020		



MILLIMETERS	INCHES
526.55	20.75
482.60	19.00
361.95	14.25
349.25	13.75

REVISIONS					
PRE PRODUCTION APPROVAL	INIT DEV	DATE			
		9-25-81			
		9/25/81			
IN AREA F6, CPU-A(REF.) WAS 35-798					
VT	CAF	4803	R	12-8-81	RO1
IN AREA J5, FAN ASS'Y WAS PICTORIALY SHOWN MOUNTED TO CABINET FROM INSIDE, REVISED SHT. 3					
VT	CAF	4913	R	12-8-81	RO2 X
RELEASED FOR PRODUCTION					
MFG. ENG.		DATE			
MJD		12/18/81			
EXTENSIVE CHANGES MADE: SEE MICROFILM R02: REVISED SHITS 2 & 3:					
JAH	JJ	5050	R	4-7-82	R03 X

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN MILLIMETERS	MILLIMETERS	INCHES
	.XX±.13 .X ±.5 .X ±.8	.XXX±.005 .XX ±.02 .X ±.03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	9-11-81
R. CERO	SUPV	12-18-81
	CHK	
D. FOGGIA	ENG	12-18-81
P. ABITANTE	MGR	12-18-81
R. BARKER	QC	12-17-81

PERKIN-ELMER

Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	
INFORMATION DWG. W / DFU MOD 3210, 208V	
TASK	SHT
DWG 01-197 R03	D12 1-3

SHEET NO.	1	2	3
REV. LEVEL	3	1	2
SHEET SIZE	D	D	D

NOTES
1. 35-811 BD. TO BE CONFIGURED PER 35-811E03 (CONFIGURATION TABLE)

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.


BASIC CABINET

SECTION A-A


METRIC

DRAWING 44-131-0079

REVISIONS				
EXTENSIVE CHANGES MADE: SEE MICRO FILM ROD:				
JAH	JU	5050	R	4-7-82 RO1



DETAIL C



REAR

SECTION B-B

BASIC CABINET

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE		INFORMATION DWG.	
		MOD 3210 , 208V	
DRAFTER	J TAMULEVICIUS	TASK	03175
DATE	9-11-81	DWG	01-197 RO1
		SHT	2-3


NOTES

DRAWING 44131 405792


A B C D E F G H J K L M N R S

A B C D E F G H J K L M N

REVISIONS					
AREA EG, FAN ASSY WAS PICTORIALLY SHOWN MOUNTED TO CABINET FROM INSIDE.					
VT	CAF	4913	R	12-8-81	RO1 X
EXTENSIVE CHANGES MADE: SEE MICRO FILM RO1:					
JAH	JH	5050	R	4-7-82	RO2




VIEW E-E
P.S. MASTER/SLAVE INTERFACE



POWER CORD (DISC) TO BE COILED AND SECURED WITHIN UPRIGHT CHANNEL. PROVIDE SUFFICIENT SLACK TO ALLOW DISC PULL OUT TO FULL LENGTH OF SLIDES.

POWER SUPPLY CABLES TO BE COILED WITHIN UPRIGHT CHANNEL AND SECURED WITH TIES.



UNI-POINT GROUND STRAP, 17-585F01
SCREW, PHPS #6-32 X 3/8", 16-237F03
LOCKWASHER, EXT. TOOTH #6, 16-380F01 (1 WASHER INSTALLED BETWEEN LUG AND BASE)
FLATWASHER #6, 16-060F02

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


BASIC CABINET

TITLE INFORMATION DWG.
MOD 3210, 208V

- NOTES
1. CONNECT B TO C, TO POWER PSU FROM P5 IF P.S. 02-743F01 (P5 ONLY) IS USED.
 2. CONNECT A TO C, WHEN P.S. 02-743F02 (P5/PSU) IS USED.

DRAFTER	J TAMULEVICIUS	TASK	03175	SHT	3-3
DATE	9-15-81	DWG	01-197 R02	D12	

A B C D E F G H J K L M N R S



REVISIONS		
PRE PRODUCTION APPROVAL	DEV PROD	INIT DATE 12/15/81

RELEASED FOR PRODUCTION
MFG. ENG. *MJD* DATE 2/19/82

METRIC

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: ~	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13 .X ± .5 .X ± .8	.XXX ± .005 .XX ± .02 .X ± .03
NAME	TITLE	DATE
J. TAMUL	DES/DFT	10-2-81
R. CERO	SUPV	2-19-82
	CHK	
R. DENGEL	ENG	2-19-82
P. ABITANTE	MGR	2-19-82
R. BARKER	QC	2-19-82

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."

TITLE INFORMATION DWG.		
BASIC CPU CHASSIS (W/O DFU CAPABILITY) (3210/A)		
TASK 03131	SHT	
DWG 02-783	D12	1-2

33.	1.3
5.1	.20
7.6	.30
4.1	.16
8.9	.35
30.5	1.20
35.6	1.40
76.2	3.00
101.6	4.00
354.1	13.94

SLOT	CENTIMETERS	FEET PER SECOND	MINUTE
15	2502	5.3	
14	2502(STM) 2926(SBC) 5.3(STM) 6.2(SBC)		
13	3068	6.5	
12	2124	4.5	
11	3304	7.0	
10	2454	5.2	
9	1652	3.5	
8	850	1.8	
7	850	1.8	
6	1652	3.5	
5	1652	3.5	
4	1652	3.5	
3	1652	3.5	
2	1652	3.5	
1	1652	3.5	
0	1652	3.5	

COOLING REQUIREMENTS
COOLING REQ'D. ACROSS P.C. ASSY (SEE NOTE 2)

NOTES




- P.C. ASSEMBLIES NOTED WITH (*) ARE SUPPLIED WITH BASIC CPU CHASSIS. OTHER OPTIONAL P.C. ASSEMBLIES ARE SHOWN FOR REF. LOCATION IN CHASSIS ONLY.
- THE ABOVE COOLING REQUIREMENTS (SEE TABLE) WILL PROVIDE EXITING AIR TEMPERATURES WITHIN 15°C (59°F) OF INPUT AIR SUPPLY. (FOR PERKIN-ELMER COOLING FAN ASSY. SEE 11-295M01 (W32-561))
- THE SYSTEM CONTROL PANEL SHALL OPERATE AS DEFINED IN 3210 PROCESSOR USERS MANUAL 29-747

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

2	1	SHEET NO.
00	00	REV. LEVEL
D	D	SHEET SIZE

P.C. ASSY. POWER REQUIREMENTS (AMPS)						
SLOT NO.	P.C. ASSEMBLY	PS	PSU			
			256KB	512KB	1MB	2MB
15	STM	2.2	3.0	3.3	4.2	4.8
14	STM (SBC)	2.2(15)	1.8 / 1.6	2.2 / 1.9	2.0 / 1.9	2.5 / 1.4
13	LBC	8.0	2.0	2.0	2.0	2.0
12	CPU-D	7.6				
11	CPU-C	10.6				
10	CPU-B	8.8				
09	CPU-A	5.2				
08	LSU/ U-CLOCK	2.75				
07	2 LINE COMM MUX	2.0				
06	8 LINE COMM MUX	5.0				
05	I/O					
04	3200 SELECTOR JUMPER	6.0				
03	I.D.C.	6.0				
02	I/O					
01	I/O					
00	I/O					

NOTE 2
NOTE 3/ NOTE 4



CONN, PIN 1 IDENTIFICATION (TYP.)

12 PIN HEADER REF. FOR MATING CONNECTOR USE AMP. PART NO. 1-480708-0 OR EQUIV.

SEE DETAIL B

POWER SUPPLY CABLE INTERFACE CONNECTORS J4M & J2 ARE TO BE USED FOR BASIC CPU CHASSIS REQUIREMENTS TO A MAXIMUM OF 75 AMPS (USING PS MASTER) & 10 AMPS (PSU). 6 AMPS OF PSU IS NEEDED DURING BATTERY BACKUP FOR 4 MEGA BYTES. FOR CONFIGURATIONS THAT REQUIRE ADDITIONAL PS POWER, CONNECTOR J4S IS TO BE USED WITH PS SLAVE. ALLOWABLE TOTAL PS CURRENT THRU J4M + J4S + J5 = 130 AMPS. SEE TABLE FOR P.C. ASSEMBLY POWER REQUIREMENTS AND CONNECTOR PIN ASSIGNMENTS.

15 PIN HEADER REF. FOR MATING CONNECTOR USE AMP. PART NO. 1-480710-0 OR EQUIV.

ACCESSORY CONNECTOR (PS DISTRIBUTION)

DC GROUND CABLE 17-585F01 (REF.) TO BE CONNECTED TO CHASSIS GND.

SPRING SPADE TONGUE LUG FOR #6 STUD

PS CONTROL	ON/OFF CONTROL OF PS THROUGH THE KEY SWITCH
OVERTEMPERATURE PROTECTION	PS SHUT DOWN TEMPERATURE 105°C ± 5°C (221°F ± 41°F) PS RESET TEMPERATURE 80°C ± 6°C (176°F ± 42.8°F)
OUTPUT SIGNALS TO THE BACKPANEL FROM DPSC	PFDT0 OUTPUT POWER FAIL DETECT LOGIC LEVELS: 1... OPEN CIRCUIT WITH PULL-UP TO PSU THROUGH 860 OHMS (ON CPU A BOARD) 0... 1.2 VOLTS MAXIMUM WITH A 10mA CURRENT SINK
	2XLF1 TWICE LINE FREQUENCY CLOCK SIGNAL OUTPUT LOGIC LEVELS: 1... APPROXIMATELY 1 MILLISECOND WIDE 5VDC PULSE EVERY 8.3 MILLISECONDS WITH A SOURCE RESISTANCE OF 1 KOHMS 0... 1VDC MAXIMUM
	MAXIMUM LOADING: ... NO MORE THAN 2 STANDARD LINE FREQUENCY CLOCK MODULES OR UNIVERSAL CLOCK MODULES ATTACHED TO THE CPU BACKPANEL
PS & PSU OVERVOLTAGE LIMITING	6.0 VOLTS MAX AT SENSE POINTS
PS & PSU 120 HZ RIPPLE	60 MILLIVOLTS (DC TO 20 MHZ) PEAK TO PEAK MAX (0-50°C) (32-122°F) NO LOAD TO FULL LOAD MEASURED AT SENSE POINTS WITH DIFFERENTIAL PROBE
PS & PSU LOAD, LINE, TEMPERATURE & DYNAMIC LOADING REGULATION	± 5% AT ANY POINT ON BOARD (LOAD)
PSU SENSE POINT LOCATION ON BACKPANEL	CONNECTOR J2
PS SENSE POINT LOCATION ON BACKPANEL	CONNECTOR J4M
VOLTAGE AT SENSE POINTS	5.08 VOLTS ± 10 MILLIVOLTS
REMOTE SENSE POINTS	PROVIDED AT BACKPANEL TO OVERCOME VOLTAGE DROP FROM POWER SUPPLY TO BACKPANEL
REQUIREMENT	DESCRIPTION
CHASSIS POWER REQUIREMENTS	

SLOT	PSU	PS	PS
15	---	PS	PS
14	---	PS	PS
13	---	PS	PS
12	PSU	PS	PS
11	PSU SENSE	PS	PS
10	PSU	PS	PS
09	PSU GND	PS SENSE GND	PS SENSE GND
08	PSU SENSE GND	CHS GND	CHS GND
07	PSU GND	PS SENSE	PS SENSE
06	---	PS GND	PS GND
05	---	PS GND	PS GND
04	FFLT0	PS GND	PS GND
03	2XLF1	PS GND	PS GND
02	PFDT0	PS GND	PS GND
01	KSON0	PS GND	PS GND
PIN NO	J2 (12 PIN)	J4M (15 PIN)	J4S (15 PIN)
	BACKPANEL CONNECTOR (P.C. HEADER)		
CONN. PIN ASSIGNMENT			

VIEW A-A
(BACKPANEL APP. SIDE)

NOTES
1. FOR ADDITIONAL POWER REQUIREMENT INFORMATION SEE 47-020 (REF.) SEE 02-743FO1 (M32-540) FOR PERKIN ELMER POWER CONDITIONER
2. VALUES SHOWN ARE PER ACTIVE MODE (MEMORY MODULE IS ACCESSED EVERY 1.2 μ SEC.) ONLY ONE MEMORY MODULE MAY BE ACTIVE.

3. VALUES SHOWN ARE PER STAND-BY MODE (MEMORY MODULE IS NOT ACCESSED).
4. VALUES SHOWN ARE BATTERY BACKUP DRAIN.


DRAFTER
J TAMULEVICIUS
DATE
10-2-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE INFORMATION DWG.
BASIC CPU CHASSIS

TASK 03131
DWG 02-783 D12 2-2



REVISIONS		
PRE PRODUCTION APPROVAL	DEV	INIT DATE 12-18-81
RELEASED FOR PRODUCTION		
MFG. ENG.		DATE 2/19/82

METRIC

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: ~	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13 .X ± .5 .X ± .8	.XXX ± .005 .XX ± .02 .X ± .03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	10-2-81
R. CERO	SUPV	2-19-82
	CHK	
R. DENGEL	ENG	2-19-82
P. ABITANTE	MGR	2-19-82
R. BARKER	QC	2-19-82

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE INFORMATION DWG. BASIC CPU CHASSIS (W/DFU CAPABILITY) (3210/A)		
TASK 03131		SHT 1-2
DWG 02-784	D12	

33.	1.3
5.1	.20
7.6	.30
4.1	.16
8.9	.35
30.5	1.20
35.6	1.40
76.2	3.00
101.6	4.00
465.1	18.31
482.2	19.00
455.	17.9
940.	37.0
MILLIMETERS	INCHES

SLOT	CENTIMETERS	FEET PER MINUTE
15	2502	5.3
14	2502(STM)2926(SBC) 5.3(STM) 6.2 (SBC)	
13	3068	6.5
12	2124	4.5
11	3304	7.0
10	2454	5.2
9	1652	3.5
8	2785	5.9
7	2785	5.9
6	850	1.8
5	850	1.8
4	1652	3.5
3	1652	3.5
2	1652	3.5
1	1652	3.5
0	1652	3.5

COOLING REQUIREMENTS




NOTES
1. P.C. ASSEMBLIES NOTED WITH (*) ARE SUPPLIED WITH BASIC CPU CHASSIS. OTHER OPTIONAL P.C. ASSEMBLIES ARE SHOWN FOR REF. LOCATION IN CHASSIS ONLY.
2. THE ABOVE COOLING REQUIREMENTS (SEE TABLE) WILL PROVIDE EXITING AIR TEMPERATURES WITHIN 15°C (59°F) OF INPUT AIR SUPPLY (FOR PERKIN-ELMER COOLING FAN ASSY. SEE II-295M01 (M32-551))
3. THE SYSTEM CONTROL PANEL SHALL OPERATE AS DEFINED IN 3210 PROCESSOR USERS MANUAL 29-747

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

1211	- SHEET NO.
00:00	REV. LEVEL
D D	SHEET SIZE

P.C. ASSY. POWER REQUIREMENTS (AMPS)						
SLOT NO.	P.C. ASSEMBLY	PS	PSU			
			256KB	512KB	1MB	2MB
15	STM	2.2	3.0	3.3	4.2	4.8
14	STM (SBC)	2.2(1S)	1.8/1.6	2.2/1.9	2.0/1.9	2.5/1.4
13	LBC	8.0	2.0	2.0	2.0	2.0
12	CPU-D	7.6				
11	CPU-C	10.6				
10	CPU-B	8.8				
09	CPU-A	5.2				
08	HPFPP-B					
07	HPFPP-A	21.0				
06	LSU/U-CLOCK	2.75				
05	2 LINE COMM MUX	2.0				
04	8 LINE COMM MUX	5.0				
03	I/O					
02	3200 SELECTOR CHANNEL	6.0				
01	I.D.C.	6.0				
00	I/O					

NOTE 2
NOTE 3 / NOTE 4



CONN, PIN 1 IDENTIFICATION (TYP.)

ACCESSORY SIGNAL CABLE INTERFACE
4 PIN HEADER
REF. FOR MATING CONNECTOR USE
AMP. PART NO. 1-480702-0 OR EQUIV.

12 PIN HEADER
REF. FOR MATING CONNECTOR USE
AMP. PART NO. 1-480708-0 OR EQUIV.

SEE DETAIL B

POWER SUPPLY CABLE INTERFACE
CONNECTORS J4M & J2 ARE TO BE USED FOR BASIC CPU CHASSIS REQUIREMENTS TO A MAXIMUM OF 75 AMPS (USING PS MASTER) & 10 AMPS (PSU). 6 AMPS OF PSU IS NEEDED DURING BATTERY BACKUP FOR 4 MEGA BYTES. FOR CONFIGURATIONS THAT REQUIRE ADDITIONAL PS POWER, CONNECTOR J4S IS TO BE USED WITH PS SLAVE. ALLOWABLE TOTAL PS CURRENT THRU J4M + J4S + J5 = 130 AMPS. SEE TABLE FOR P.C. ASSEMBLY POWER REQUIREMENTS AND CONNECTOR PIN ASSIGNMENTS.

15 PIN HEADER
REF. FOR MATING CONNECTOR USE
AMP. PART NO. 1-480710-0 OR EQUIV.

ACCESSORY CONNECTOR (PS DISTRIBUTION)

DMA TERMINATOR 35-814F01 (REF.)

I/O TERMINATOR 35-813F01 (REF.)

DMA TERMINATOR 35-814F02 (REF.)

DC GROUND CABLE 17-585F01 (REF.) TO BE CONNECTED TO CHASSIS GND.

SPRING SPADE TONGUE LUG FOR 6 STUD

PS CONTROL	ON/OFF CONTROL OF PS THROUGH THE KEY SWITCH
OVERTEMPERATURE PROTECTION	PS SHUT DOWN TEMPERATURE 105°C ± 5°C (221°F ± 41°F) PS RESET TEMPERATURE 80°C ± 6°C (176°F ± 42.8°F) PFDT0 OUTPUT POWER FAIL DETECT LOGIC LEVELS: 1... OPEN CIRCUIT WITH PULL-UP TO PSU THROUGH 860 OHMS (ON CPU A BOARD) 0... 1.2 VOLTS MAXIMUM WITH A 10mA CURRENT SINK
OUTPUT SIGNALS TO THE BACKPANEL FROM DPSC	2XLF1 TWICE LINE FREQUENCY CLOCK SIGNAL OUTPUT LOGIC LEVELS: 1... APPROXIMATELY 1 MILLISECOND WIDE 5VDC PULSE EVERY 8.3 MILLISECONDS WITH A SOURCE RESISTANCE OF 1 KOHMS 0... 1VDC MAXIMUM MAXIMUM LOADING: ... NO MORE THAN 2 STANDARD LINE FREQUENCY CLOCK MODULES OR UNIVERSAL CLOCK MODULES ATTACHED TO THE CPU BACKPANEL
PS & PSU OVERVOLTAGE LIMITING	6.0 VOLTS MAX AT SENSE POINTS
PS & PSU 120 HZ RIPPLE	60 MILLIVOLTS (DC TO 20 MHZ) PEAK TO PEAK MAX (0-50°C) (32-122°F) NO LOAD TO FULL LOAD MEASURED AT SENSE POINTS WITH DIFFERENTIAL PROBE
PS & PSU LOAD, LINE, TEMPERATURE & DYNAMIC LOADING REGULATION	± 5% AT ANY POINT ON BOARD (LOAD)
PSU SENSE POINT LOCATION ON BACKPANEL	CONNECTOR J2
PS SENSE POINT LOCATION ON BACKPANEL	CENTER OF SLOT 9 ON APP. SIDE
VOLTAGE AT SENSE POINTS	5.08 VOLTS ± 10 MILLIVOLTS
REMOTE SENSE POINTS	PROVIDED AT BACKPANEL TO OVERCOME VOLTAGE DROP FROM POWER SUPPLY TO BACKPANEL
REQUIREMENT	DESCRIPTION

SLOT	PS	PS	PS
15	---	PS	PS
14	---	PS	PS
13	---	PS	PS
12	PSU	PS	PS
11	PSU SENSE	PS	PS
10	PSU	PS	PS
09	PSU GND	PS SENSE GND	PS SENSE GND
08	PSU SENSE GND	CHS GND	CHS GND
07	PSU GND	PS SENSE	PS SENSE
06	---	PS GND	PS GND
05	---	PS GND	PS GND
04	FFLT0	PS GND	PS GND
03	2XLF1	PS GND	PS GND
02	PFDT0	PS GND	PS GND
01	KSON0	PS GND	PS GND
PIN NO	J2 (12 PIN) BACKPANEL CONNECTOR (P.C. HEADER)	J4M (15 PIN) BACKPANEL CONNECTOR (P.C. HEADER)	J4S (15 PIN) BACKPANEL CONNECTOR (P.C. HEADER)

VIEW A-A
(BACKPANEL APP. SIDE)

NOTES 1. FOR ADDITIONAL POWER REQUIREMENT INFORMATION SEE 47-020 (REF.) SEE 02-743F01 (M32-540) FOR PERKIN ELMER POWER CONDITIONER
2. VALUES SHOWN ARE PER ACTIVE MODE (MEMORY MODULE IS ACCESSED EVERY 1.2 μSEC). ONLY ONE MEMORY MODULE MAY BE ACTIVE.

3. VALUES SHOWN ARE PER STAND-BY MODE (MEMORY MODULE IS NOT ACCESSED).
4. VALUES SHOWN ARE BATTERY BACKUP DRAIN.


DRAFTER J. TAMULEVICIUS	
DATE 10-2-81	TASK 03131
DWG 02-784	SHT 2-2

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
BASIC CPU CHASSIS

BRUNING 44-131 405792



REVISIONS		
PRE	DATE	
PRODUCTION	DEV	12-18-81
APPROVAL	PROD	12-18-81
RELEASED FOR PRODUCTION		
MFG. ENG. 224/12 DATE 1/29/82		



INDIVIDUAL FAN PERFORMANCE CURVE

4.1	16
15.	6
38.	5
46.	8
279.4	00
330.	0
349.3	75
363.	3
MILLIMETERS	IN

CURRENT	24 A/FAN
SPEED	2600 RPM / 2950 RPM
AIR FLOW	SEE PERF. CURVE
FREQUENCY	50/60 HZ
VOLTAGE	117 VOLTS

FAN SPECIFICATIONS

POWER REQUIREMENTS
115 VAC
50-60 HZ
2 AMPS

4 PIN CONNECTOR PLUG FOR MATING CONNECTOR CAP SEE AMP, PART NO. I-480703-0 OR EQUIV.
REF. PLUG INTO J14 ON [02-788F01 (PE.30" CAB.)
[02-788F02 (CAB.)
PLUG INTO J7 ON [09-144F01 (PE.AC BOX)
[09-144F02 (56" CAB.)

METRIC

USED IN MANUAL 47-022

PERKIN-ELMER


Computer Systems Division
Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED		
SCALE:	MILLIMETERS	TOL INCHES
DIMENSIONS ARE IN MILLIMETERS	XX ± .13 XX ± .5 X ± .8	.XXX ± .005 .X ± .02 .X ± .03
NAME	TITLE	DATE
J TAMUL	DES / DFT	10-8-81
R CERO	SUPV	1-27-82
	CHK	
R DENGEL	ENG	1-27-82
P ABITANTE	MGR	1-27-82
R BARKER	QC	1-27-82

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE 3210, 3210/A INFORMATION DWG. FAN ASSEMBLY	
TASK 03131	SHT 1-1
DWG 11-295M01	C12

NOTES



REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE 12/18/81
DEV PROD	DATE 2/19/82
RELEASED FOR PRODUCTION	
MFG. ENG. <i>MJS</i>	DATE 2/19/82

METRIC

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE: 3/8	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13	.XXX ± .005
	.X ± .5	.XX ± .02
	X ± .8	.X ± .03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	10-14-81
R. CERO	SUPV	2-19-82
	CHK	
R. DENGEL	ENG	2-19-82
P. ABITANTE	MGR	2-19-82
R. BARKER	QC	2-19-82


4.22	174
349.3	13.75
465.1	18.31
762.	30.0
782.	30.8
864.	34.0
MILLIMETERS	INCHES

PART NO	DESCRIPTION
02-788 FO1	DOMESTIC, 208V, 60 Hz (DETAILS A & C)
VARIATION TABLE	

NOTES | FOR SCHEMATIC INFO SEE DWG. 11-296C08


DETAIL C (DOMESTIC)
PLUG EQUIPPED IS HUBBEL #2711 OR EQUIV. (REF.)
FOR APPLICATIONS POWERED BY A 120/208 VAC, 60 HZ 3 POLE 4 WIRE GROUNDING SOURCE

DETAIL D (INTERNATIONAL)
PLUG EQUIPPED IS HUBBEL #45115 OR EQUIV. (REF.)
FOR APPLICATIONS POWERED BY A 200 TO 240 VAC, 50HZ 2 POLE 3 WIRE GROUNDING SOURCE





DRAWING 44-131-40273

MILLIMETERS	INCHES
478.	18.8
409.	16.1
237.	9.3
177.	7.0
101.6	4.00
50.	1.7
38.	1.5
31.8	1.25
20.	.8
15.	.6
6.35	.250
6.	.2
5.54	.218
1219	48.0
521.	20.5
127.	5.0
114.	4.5



REVISIONS	
RELEASED FOR PRODUCTION	
MFG. ENG. <i>MJD</i>	DATE 12/18/81
IN MILLIMETER CHART, 1219 WAS 711.5 48.0 WAS 28.0:	
JAH	4985 R 4-28-82 R01

METRIC



02-743FO1
SEE NOTE 1

USED IN MANUAL 47-020
UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13	.XXX ± .005
	.X ± .5	.XX ± .02
	X ± .8	.X ± .03

NAME	TITLE	DATE
J. TAMUL	DES / DFT	10-20-81
R. CERO	SUPV	12-8-81
	CHK	
R. DENGEL	ENG	12-8-81
P. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-7-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."
OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE INFORMATION DWG.
POWER CONDITIONER,
MASTER (PS ONLY)
(3210, 3210/A)




TASK 03131	SHT 1-1
DWG 02-743 R01	Df2

NOTES 1. FOR PSU EXPANSION (BATT. BACKUP) SEE DWG. 02-745D12

DRAWING 44131 MOD. P2

MILLIMETERS	INCHES
478.	18.0
409.	16.1
238.	9.3
201.	7.9
101.6	4.00
50.	1.7
38.	1.5
31.8	1.25
20.	.8
15.	.6
6.35	.250
.6	.2
5.54	.218
521.	20.5
102.	4.0

REVISIONS	
RELEASED FOR PRODUCTION	
MFG. ENG. <i>[Signature]</i>	DATE 12/18/81



METRIC

USED IN MANUAL 47-020

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/2	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13	.XXX ± .005
	.X ± .5	.XX ± .02
	X ± .8	.X ± .03
NAME	TITLE	DATE
J. TAMUL	DES/DFT	10-21-81
R. CERO	SUPV	12-8-81
	CHK	
R. DENGEL	ENG	12-8-81
P. ABITANTE	MGR	12-8-81
R. BARKER	QC	12-7-81

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BE-

YOND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.



TITLE INFORMATION DWG.
POWER CONDITIONER
SLAVE (3210, 3210/A)

TASK 0313!	SHT
DWG 02-744 D12	i-1


NOTES

DRAWING 44131-005/P

A B C D E F G H J K



DETAIL "A"
INSTALL BATTERY AS SHOWN



REVISIONS	
RELEASED FOR PRODUCTION	
MFG. ENG. <i>MJG</i>	DATE <i>12-10-81</i>

USED IN MANUAL 47-020

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED

SCALE: 1/2

TOLERANCE:

DIMENSIONS ARE IN INCHES

.XXX ± .005 X ± .03
.XX ± .02 ANGLES ± 1°

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

NOTES
1. FOR MEMORY MODULE INFO SEE CPU CHASSIS DWG. 02-783112 AND 02-784D12.


NAME	TITLE	DATE
J TAMUL	DES / DFT	10-21-81
R CERO	SUPV	12-8-81
	CHK	
R DENGEL	ENG	12-8-81
P ABITANTE	MGR	12-8-81
R BARKER	QC	12-7-81

TITLE	3210/A INFORMATION DWG. PSU EXPANSION
TASK	03131
DWG	02-745
SHT	1-1


MILLIMETERS	INCHES
616.	24.3
629.	24.8
660.	26.0
17.	.7
31.	1.2
368.	14.5
622.	24.5
482.	19.0

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV PROD	DATE
		12/18/81

RELEASED FOR PRODUCTION
MFG. ENG. *MJD* DATE 2/19/82



02-786F02
FRONT DOOR & FILLER PANEL
(FOR SINGLE DISC)



02-786F01
FULL FRONT DOOR & FILLER PANELS
(FOR CPU CHASSIS &/OR I/O CHASSIS)

METRIC

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13	.XXX ± .005
	.X ± .5	.XX ± .02
	X ± .8	.X ± .03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	10-14-81
R. CERO	SUPV	2-19-82
	CHK	
R. DENGEL	ENG	2-19-82
P. ABITANTE	MGR	2-19-82
R. BARKER	QC	2-19-82

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION."

OF THIS DATA SHALL INCLUDE THIS LEGEND.

2	1	SHEET NO
00	00	REV LEVEL
D	D	SHEET SIZE

TITLE INFORMATION DWG.
FRONT DOOR AND FILLER PANEL
OR FILLER PANELS
30" CABINET (3210/A)

TASK	03131	SHT
DWG	02-786	1-2


NOTES 1. WHEN PROCESSOR (CPU) CHASSIS IS INSTALLED IN CABINET, FILLER PANEL KIT 16-875F02 IS REPLACED BY CONTROL PANEL SUPPLIED WITH CHASSIS (SEE 02-783 & 02-784)

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT.

BRUNING 44131 44579

MILLIMETERS	INCHES
660.	26.0
51.	2.0
30.	1.2
95.	3.8
482.	19.0

REVISIONS	



02-786F03
FILLER PANELS
(FOR DOUBLE DISC)

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE
INFORMATION DWG.
FRONT DOOR AND FILLER PANEL
OR FILLER PANELS
30" CABINET

NOTES

DRAFTER	J. TAMULEVICIUS	TASK	03131	SHT	2-2
DATE	10-14-81	DWG	02-786	D12	

BRUNING 44-131-005/9-2

MILLIMETERS	INCHES
1381.	54.3
1778.	70.0
762.	30.0
610.	24.0
570.	22.4
465.1	18.31
64.	2.5
60.	2.4
49.	1.9
25.	1.0
4.22	.174
928.6	36.56
690.6	27.19



REVISIONS		
PRE PRODUCTION APPROVAL	DEV	INIT DATE
		12/18/81

RELEASED FOR PRODUCTION

MFG. ENG. DATE 2/1/82

METRIC

USED IN MANUAL 47-022

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
	MILLIMETERS	INCHES
DIMENSIONS ARE IN MILLIMETERS	.XX ± .13 .X ± .5 .X ± .8	.XXX ± .005 .XX ± .02 .X ± .03
NAME	TITLE	DATE
J. TAMUL	DES / DFT	11-9-81
R. CERO	SUPV	2-19-82
	CHK	
R. DENGEL	ENG	2-19-82
P. ABITANTE	MGR	2-19-82
R. BARKER	QC	2-19-82

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. ANY REPRODUCTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE INFORMATION DWG.
56" CABINET
(3210/A)

TASK 03131	SHT
DWG 09-147	D12


PART NO.	DESCRIPTION
09-147F02	INTERNATIONAL, 208V, 60HZ
09-147F01	DOMESTIC, 208V, 60HZ

VARIATION TABLE

NOTES

- FOR MOUNTING OF FAN ASSEMBLY (11-295 MO1 (M32-561)) SEE DWG. 11-295 MO1 C12
- THE SYSTEM CONTROL PANEL SHALL OPERATE AS DEFINED IN 3210 PROCESSOR USERS MANUAL 29-747
- STABILIZER LEGS ARE REQUIRED FOR ALL DISC EXPANSION 56" CABINETS. SEE INSTALLATION DRAWING 16-832.

DRAWING 44-131-40579



REVISIONS		
PRE	INIT	DATE
PRODUCTION	DEV	12/23/81
APPROVAL	PROD	MJA 12/18/81

RELEASED FOR PRODUCTION
MFG. ENG. MJA DATE 2/19/82

19.2	5/8
515.	20 1/2
6.4	1/4
14.2	9/16
38.	1 1/2
57.2	2 1/4
127.	5
132.	5 1/4
483.	19
MILLIMETERS	INCHES

NOTES 1. FOR USE IN 56" CABINET (SEE 09-147D12)

USED IN MANUAL 47-022


PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED		
SCALE: 1/2	MILLIMETERS	TOL INCHES
DIMENSIONS ARE IN MILLIMETERS	XX ± .13 X ± .5 X ± .8	XXX ± .005 XX ± .02 X ± .05
NAME	TITLE	DATE
J TAMUL	DES / DFT	10-14-81
R CERO	SUPV	2-19-82
	CHK	
R DENGEL	ENG	2-19-82
P ABITANTE	MGR	2-19-82
R BARKER	QC	2-19-82

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE 3210/A
I/O INTERFACE DWG.
TASK 03131 SHT 1-1
DWG 02-787 C12

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV PROD	DATE
IN AREA H3, (02-681) OR (02-682) WAS (02-682)		
VT	4588	R 2-27-81 RO1
AREA C6 ADDED SLIDE ASSY INFORMATION, AREA E6 "(INCLUDED W/ SLIDE ASSY)" WAS "(INCLUDED WITH DISK)".		
KR	4970	R 3-29-82 RO2



NOTES

1. INSTALLATION PROCEDURE TYPICAL BOTH SIDES.
2. ALL CABINETS REQUIRING 80 MB DISK MUST BE FITTED WITH STABILIZER LEGS (PER 16-832) PRIOR TO INSTALLATION.

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED			
SCALE: ~	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03	ANGLES ± 1°
NAME	TITLE	DATE	
A. WILLIAMS	DES / DFT	7-2-80	
R. CERO	SUPV		
	CHK		
D. FOGGIA	ENG		
P. ABITANTE	MGR		
R. BARKER	QC		
TITLE			
INFORMATION DRAWING			
80 MB DISK INSTALLATION			
(56" CABINET)			
TASK 03039		SHT	
DWG 16-824-RO2 C12		1-1	

REVISIONS

RELEASED FOR PRODUCTION	
MFG. ENG. 18	DATE 4-12-76
EXTENSIVE CHANGES MADE TO SHT. FOR ROO SEE MICRO FILM COPY. ADDED SHT 2.	
KR-71 3965	R 8-20-79 R01
EXTENSIVE CHGS MADE TO SHTS 1 & 2; FOR RO1 SEE MICRO FILM COPY.	
JH-11 4274	R 6-23-80 R02
AREA K-7, ADDED "F03" TO VIEW; AREA L-7, ADDED "F00" TO VIEW; AREA G-9, ADDED "115VAC & 09-056 F03 MO2 (230VAC)." ADDED REV LEVEL TABLE	
JH-11 4919	R 1-11-82 R03X










TABLE A

NO	COLOR	LENGTH
1		2 1/2
2		8
3	WHITE	7
4	WHITE ITEM 13	7
5		18
6		8
7	BLACK	7
8	BLACK ITEM 14	7
9		7

ALL WIRE 20 AWG



REV LEVEL	3	2
SHT. SIZE	D	D
SHT. NO.	1	2

09-056 F00 MO2 (115 VAC) 09-056 F03 MO2 (230VAC)

NOTES:
1. INSTALL SPRING CLIP WITH FORMED THREAD ON INNER SIDE OF FAN FLANGE.
2. COVER ENTIRE TERMINAL WITH ITEM 19.

3. POSITION AS SHOWN.

COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
	J. CONWAY		4-5-76	EXHAUST FAN ASSEMBLY
	R.F. CERO JR	CHK	4-12-76	
	R.M. MINAR	ENGR	4-12-76	
	R. BARKER	QC	4-12-76	
	P. ABITANTE	MGR	4-12-76	

ECN 2710
09-056 MO2 R0303 1-2

REVISIONS









TABLE A

NO	COLOR	LENGTH
1		2 1/2
2		15
3	WHITE ITEM 13	18
6		15
7	BLACK ITEM 14	7

ALL WIRE 20 AWG
ALL LENGTHS IN INCHES



09-056 FO1 (115V AC) & FO2 (230VAC) M02

- NOTES:
- INSTALL SPRING CLIP WITH FORMED THREAD ON INNER SIDE OF FAN FLANGE.
 - COVER ENTIRE TERMINAL WITH ITEM 19.
 - POSITION AS SHOWN.

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE	NAME	TITLE	DATE	TITLE
	T. P. GAVIN	DRAFT	3-12-79	EXHAUST FAN (2) ASSEMBLY
	R. F. CERD JR.	CHK	3-12-79	
	SOLOMON / B. S. / W. B.	ENGR	3-12-79	
	R. BARKER	QC	3-12-79	
	P. ABITANTE	MGR	3-12-79	

TASK NO. 03039
SHEET OF 2-2



A B C D E F G H J K

REVISIONS

RELEASED FOR PRODUCTION
MFG. ENG. *C. Kala* DATE *8/1/79*

REVISED AREA C24F2 TO
REFLECT NEW RIVETS. (ITEM 2)

KR *8/1* 4970 R 3-29-82 R01



PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED			
SCALE: 1/2	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .003	.X ± .03	ANGLES ± 1°
	.XX ± .02		
NAME	TITLE	DATE	TITLE
T. GAVIN	DES/DFT	3-21-79	ASSEMBLY PERFORMED COVER (14 INCH)
R. CERO	SUPV	8-28-79	
	CHK		
S. SOLOMON	ENG	8-28-79	
P. ABITANTE	MGR	8-28-79	
R. BARKER	QC	8-28-79	TASK 03913 SHT 1-1


NOTES

A B C D E F G H J K

REVISIONS


RELEASED FOR PRODUCTION
 MFG. ENG. *C. Tolson* DATE *4/14/79*

AREA C3,F3, REVISE TO REFLECT NEW RIVET. (ITEM 2)
 KR *11* 49701R 3-29-82/PO1X



② 4 REQ'D

①



6.98(REF)

14.00(REF)

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED


SCALE: 1/2	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

NAME	TITLE	DATE
T. GAVIN	DES / DFT	3-21-79
R. CERO	SUPV	8-28-79
	CHK	
S. SOLOMON	ENG	8-28-79
P. ABITANTE	MGR	8-28-79
R. BARKER	QC	8-28-79

TITLE
ASSEMBLY
 PERFORMED COVER (7 INCH)
 TASK 05513
 DWG 11-272.R01.C03 SHT 1 - 1

NOTES



REVISIONS
 RELEASED FOR PRODUCTION
 MFG. ENG. *C. Allen* DATE *8/28/79*
 AREA C3 & F3, REVISED TO REFLECT NEW RIVETS (ITEM 2)
 KR 11/4970 1R 3-29-82 ROI

② 4 Riv's

.98(REF)

14.00(REF)

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


UNLESS OTHERWISE SPECIFIED
 SCALE: 1/2
 DIMENSIONS ARE IN INCHES
 TOLERANCE:
 .XXX ± .005 .X ± .03
 .XX ± .02 ANGLES ± 1°

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

NAME	TITLE	DATE
T. GAVIN	DES / DFT	3-21-79
R. CERO	SUPV	8-28-79
	CHK	
S. SOLOMON	ENG	8-28-79
P. ARBITATE	MGR	8-28-79
R. BARKER	QC	8-28-79

TITLE	SHT
ASSEMBLY SOLID COVER	1 - 1
TASK 03913	
DWG 11-273ROI03	

NOTES



REVISIONS	

NOTES
 1. ALL WIRES SHOWN ARE PART OF ITEM 4, UNLESS OTHERWISE SPECIFIED.

208V (DOMESTIC)
 11-296FOIMQ1

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE
 ASSEMBLY, BASE PAN


DRAFTER J TAMULEVICIUS	TASK 03039	SHT
DATE 12-30-80	DWG 11-296 MOI	D03 2 - 3

A B C D E F G H J K L M N


REVISIONS			
AREA	K2	ADDED	NOTE
JLV	811	5061	R 8-31-82 RO1



NOTE: THIS CONNECTOR IS REQ'D FOR IN HOUSE TEST ONLY AND SHALL BE RETURNED TO STOCK



DETAIL E



DETAIL F
(250 VAC)

208V (INTERNATIONAL)
11-296F02MO1

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

ASSEMBLY, BASE PAN

NOTES
1. ALL WIRES SHOWN ARE PART OF ITEM 4, UNLESS OTHERWISE SPECIFIED.

DRAFTER	K REED	
DATE	TASK 03039	SHT 3-3
DWG 11-296MO1 RO1 DO3		

A B C D E F G H J K L M N R S



REVISIONS

RELEASED FOR PRODUCTION
 ENG. *M.J.M.* DATE *3-23-82*
 AREA A7 ADDED PINS
 127-0, 134-0, 204-0, 208-0
 & 230-0 TO GND.
 KR 101 5111 216-18-82 RO1 X

BOARDS BUILT TO THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL.

35-813	F02	M01	RO1
35-813	F01	M01	RO1
PART NO	FLTN VARIATION	MFG	REV.

USED IN MANUAL: 47-022

PERKIN-ELMER
 Computer Systems Division
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

UNLESS OTHERWISE SPECIFIED

F02 STRAP E1-E3 ONLY	SCALE: —	TOLERANCE:
F01 STRAP E7-E8, E9-E10 ONLY	DIMENSIONS ARE IN INCHES	.XXX ± .003 .X ± .03 .XX ± .02 ANGLES ± 1°

STRAPPING TABLE


NAME	TITLE	DATE
B. GRAY	DES / DFT	3-24-82
R. CERD	SUPV	3-24-82
M. MANGIONE	CHK	
P. OBRDA	ENG	3-24-82
R. BARKER	MGR	3-24-82
	QC	3-24-82

TITLE SCHEMATIC	
I/O TERM BOARD	
TASK 03173	SHT 1-1
DWG 35-813 M01 RO1 COB	

- NOTES
1. DIODE MODULES ARE 23-062 F01
 2. * DENOTES COMPONENTS USED ON F02 ONLY.
 3. STRAPPING FOR F01 ONLY

MILLIMETER	INCHES
38.70	.52
162.56	1.40
2.54	.10

REVISIONS	
RELEASED FOR PRODUCTION	
MFG. ENG. <i>MJ</i>	DATE 3/24/82
REVISE TO REFLECT ROI	
COPPER, RELOCATED C3	
KR 18/11/11	R 6-18-82/ROI



VIEW A-A




FIGURE B

FO2	AS SHOWN ONLY	STRAP EI-E3
FO1	AS SHOWN ONLY	LESS ITEMS 7-E8, E9-E10 ONLY
VARIATION TABLE		

NOTES: 1. BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING
2. FOR BOARD IDENTIFICATION SEE SSP 002-0D

TOLERANCE IN MILLIMETERS	
X	± .8
.X	± .5
.XX	± .13
UNLESS OTHERWISE SPECIFIED	

UNLESS OTHERWISE SPECIFIED		
SCALE: 2/1	TOLERANCE IN INCHES	
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°

NAME	TITLE	DATE
B. GRAY	DES / DFT	3-24-82
R. CERO	SUPV	3-24-82
	CHK	
M. MANGIONE	ENG	3-24-82
P. OBRDA	MGR	3-24-82
R. BARKER	QC	3-24-82

USED IN MANUAL: 47-022

PERKIN-ELMER
Computer Systems Division
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	ASSEMBLY PRINTED CIRCUIT BOARD I/O TERM. BOARD
TASK	03179
DWG	35-813 MOI/PCO3
SHT	1-1

PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____ Date _____

Title _____ Publication Title _____

Company _____ Publication Number _____

Address _____

FOLD

FOLD

Check the appropriate item.

Error Page No. _____ Drawing No. _____

Addition Page No. _____ Drawing No. _____

Other Page No. _____ Drawing No. _____

Explanation:

FOLD

FOLD

CUT ALONG LINE

Fold and Staple
No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 22

OCEANPORT, N.J.


POSTAGE WILL BE PAID BY ADDRESSEE

PERKIN-ELMER

Computer Systems Division

2 Crescent Place

Oceanport, NJ 07757



TECH PUBLICATIONS DEPT. MS 322A

FOLD

FOLD

STAPLE

STAPLE